
Long Pham
Examiner (ID: 16756, Phone: (571)272-1714 , Office: P/2814 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2899, 2897, 1107, 2814, 1763, 2812, 2822, 2823 |
| Total Applications | 3709 |
| Issued Applications | 3257 |
| Pending Applications | 178 |
| Abandoned Applications | 335 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19546308
[patent_doc_number] => 20240363344
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => Epitaxies of a Chemical Compound Semiconductor
[patent_app_type] => utility
[patent_app_number] => 18/770783
[patent_app_country] => US
[patent_app_date] => 2024-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2292
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18770783
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/770783 | Epitaxies of a Chemical Compound Semiconductor | Jul 11, 2024 | Pending |
Array
(
[id] => 19546482
[patent_doc_number] => 20240363518
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/768003
[patent_app_country] => US
[patent_app_date] => 2024-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6300
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18768003
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/768003 | SEMICONDUCTOR DEVICE | Jul 9, 2024 | Pending |
Array
(
[id] => 19533988
[patent_doc_number] => 20240357890
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => DISPLAY PANEL AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/761522
[patent_app_country] => US
[patent_app_date] => 2024-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10132
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 288
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18761522
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/761522 | DISPLAY PANEL AND DISPLAY DEVICE | Jul 1, 2024 | Issued |
Array
(
[id] => 19531881
[patent_doc_number] => 20240355783
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => THREE-DIMENSIONAL STACKING SEMICONDUCTOR ASSEMBLIES WITH NEAR ZERO BOND LINE THICKNESS
[patent_app_type] => utility
[patent_app_number] => 18/757428
[patent_app_country] => US
[patent_app_date] => 2024-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6715
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18757428
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/757428 | THREE-DIMENSIONAL STACKING SEMICONDUCTOR ASSEMBLIES WITH NEAR ZERO BOND LINE THICKNESS | Jun 26, 2024 | Pending |
Array
(
[id] => 19531818
[patent_doc_number] => 20240355720
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => SEMICONDUCTOR PACKAGE DEVICE WITH INTEGRATED INDUCTOR AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/744728
[patent_app_country] => US
[patent_app_date] => 2024-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6904
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18744728
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/744728 | SEMICONDUCTOR PACKAGE DEVICE WITH INTEGRATED INDUCTOR AND MANUFACTURING METHOD THEREOF | Jun 16, 2024 | Pending |
Array
(
[id] => 19500473
[patent_doc_number] => 20240339491
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => METAL INSULATOR METAL CAPACITOR STRUCTURE HAVING HIGH CAPACITANCE
[patent_app_type] => utility
[patent_app_number] => 18/743810
[patent_app_country] => US
[patent_app_date] => 2024-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9151
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18743810
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/743810 | Metal insulator metal capacitor structure having high capacitance | Jun 13, 2024 | Issued |
Array
(
[id] => 19484164
[patent_doc_number] => 20240332206
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => SEMICONDUCTOR DEVICE WITH SELF-ALIGNED WAVEGUIDE AND METHOD THEREFOR
[patent_app_type] => utility
[patent_app_number] => 18/739424
[patent_app_country] => US
[patent_app_date] => 2024-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5816
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18739424
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/739424 | SEMICONDUCTOR DEVICE WITH SELF-ALIGNED WAVEGUIDE AND METHOD THEREFOR | Jun 10, 2024 | Pending |
Array
(
[id] => 19484158
[patent_doc_number] => 20240332200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/737527
[patent_app_country] => US
[patent_app_date] => 2024-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8454
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18737527
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/737527 | Semiconductor package | Jun 6, 2024 | Issued |
Array
(
[id] => 20259082
[patent_doc_number] => 12431447
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-30
[patent_title] => Semiconductor device having a passivation layer
[patent_app_type] => utility
[patent_app_number] => 18/678306
[patent_app_country] => US
[patent_app_date] => 2024-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18678306
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/678306 | Semiconductor device having a passivation layer | May 29, 2024 | Issued |
Array
(
[id] => 19452756
[patent_doc_number] => 20240312886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/669118
[patent_app_country] => US
[patent_app_date] => 2024-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15243
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18669118
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/669118 | SEMICONDUCTOR PACKAGE | May 19, 2024 | Pending |
Array
(
[id] => 20360219
[patent_doc_number] => 12476225
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-18
[patent_title] => Semiconductor package and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 18/655932
[patent_app_country] => US
[patent_app_date] => 2024-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 9286
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18655932
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/655932 | Semiconductor package and method of fabricating the same | May 5, 2024 | Issued |
Array
(
[id] => 19392823
[patent_doc_number] => 20240282693
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => PACKAGE SUBSTRATE HAVING POROUS DIELECTRIC LAYER
[patent_app_type] => utility
[patent_app_number] => 18/648599
[patent_app_country] => US
[patent_app_date] => 2024-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5298
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18648599
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/648599 | PACKAGE SUBSTRATE HAVING POROUS DIELECTRIC LAYER | Apr 28, 2024 | Pending |
Array
(
[id] => 19384648
[patent_doc_number] => 20240274518
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => SEMICONDUCTOR PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/645786
[patent_app_country] => US
[patent_app_date] => 2024-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8419
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18645786
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/645786 | Semiconductor package structure | Apr 24, 2024 | Issued |
Array
(
[id] => 20216166
[patent_doc_number] => 12412820
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-09
[patent_title] => Electronic package and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 18/644953
[patent_app_country] => US
[patent_app_date] => 2024-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 0
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 267
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18644953
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/644953 | Electronic package and manufacturing method thereof | Apr 23, 2024 | Issued |
Array
(
[id] => 20216165
[patent_doc_number] => 12412819
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-09
[patent_title] => Electronic package and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 18/643424
[patent_app_country] => US
[patent_app_date] => 2024-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 0
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18643424
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/643424 | Electronic package and manufacturing method thereof | Apr 22, 2024 | Issued |
Array
(
[id] => 20146790
[patent_doc_number] => 12381137
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-05
[patent_title] => Semiconductor device with composite middle interconnectors
[patent_app_type] => utility
[patent_app_number] => 18/637737
[patent_app_country] => US
[patent_app_date] => 2024-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 6386
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18637737
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/637737 | Semiconductor device with composite middle interconnectors | Apr 16, 2024 | Issued |
Array
(
[id] => 19321480
[patent_doc_number] => 20240243027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-18
[patent_title] => PLATED WALLS DEFINING MOLD COMPOUND CAVITIES
[patent_app_type] => utility
[patent_app_number] => 18/617492
[patent_app_country] => US
[patent_app_date] => 2024-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3822
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18617492
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/617492 | PLATED WALLS DEFINING MOLD COMPOUND CAVITIES | Mar 25, 2024 | Pending |
Array
(
[id] => 19305785
[patent_doc_number] => 20240234365
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => BONDING THROUGH MULTI-SHOT LASER REFLOW
[patent_app_type] => utility
[patent_app_number] => 18/613954
[patent_app_country] => US
[patent_app_date] => 2024-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7022
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18613954
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/613954 | BONDING THROUGH MULTI-SHOT LASER REFLOW | Mar 21, 2024 | Pending |
Array
(
[id] => 19335590
[patent_doc_number] => 20240250020
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => VIA FOR SEMICONDUCTOR DEVICE CONNECTION
[patent_app_type] => utility
[patent_app_number] => 18/602665
[patent_app_country] => US
[patent_app_date] => 2024-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10065
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18602665
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/602665 | VIA FOR SEMICONDUCTOR DEVICE CONNECTION | Mar 11, 2024 | Pending |
Array
(
[id] => 19271507
[patent_doc_number] => 20240215214
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/601094
[patent_app_country] => US
[patent_app_date] => 2024-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8161
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18601094
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/601094 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Mar 10, 2024 | Pending |