
Long Pham
Examiner (ID: 5269, Phone: (571)272-1714 , Office: P/2814 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2822, 2899, 2897, 2823, 1107, 2814, 2812, 1763 |
| Total Applications | 3774 |
| Issued Applications | 3306 |
| Pending Applications | 160 |
| Abandoned Applications | 335 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4930526
[patent_doc_number] => 20080001301
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-03
[patent_title] => 'Post passivation interconnection schemes on top of IC chip'
[patent_app_type] => utility
[patent_app_number] => 11/854555
[patent_app_country] => US
[patent_app_date] => 2007-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7315
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20080001301.pdf
[firstpage_image] =>[orig_patent_app_number] => 11854555
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/854555 | Post passivation interconnection schemes on top of IC chip | Sep 12, 2007 | Issued |
Array
(
[id] => 820895
[patent_doc_number] => 07408229
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-08-05
[patent_title] => 'Structure and method for accurate deep trench resistance measurement'
[patent_app_type] => utility
[patent_app_number] => 11/853045
[patent_app_country] => US
[patent_app_date] => 2007-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2603
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/408/07408229.pdf
[firstpage_image] =>[orig_patent_app_number] => 11853045
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/853045 | Structure and method for accurate deep trench resistance measurement | Sep 10, 2007 | Issued |
Array
(
[id] => 844064
[patent_doc_number] => 07388261
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-06-17
[patent_title] => 'Structure and method for accurate deep trench resistance measurement'
[patent_app_type] => utility
[patent_app_number] => 11/853040
[patent_app_country] => US
[patent_app_date] => 2007-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2500
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/388/07388261.pdf
[firstpage_image] =>[orig_patent_app_number] => 11853040
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/853040 | Structure and method for accurate deep trench resistance measurement | Sep 10, 2007 | Issued |
Array
(
[id] => 132461
[patent_doc_number] => 07695995
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-04-13
[patent_title] => 'Image sensor and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/900319
[patent_app_country] => US
[patent_app_date] => 2007-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2533
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/695/07695995.pdf
[firstpage_image] =>[orig_patent_app_number] => 11900319
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/900319 | Image sensor and method of fabricating the same | Sep 9, 2007 | Issued |
Array
(
[id] => 849539
[patent_doc_number] => 07382058
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-06-03
[patent_title] => 'Top layers of metal for high performance IC\'s'
[patent_app_type] => utility
[patent_app_number] => 11/845766
[patent_app_country] => US
[patent_app_date] => 2007-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 6008
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 295
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/382/07382058.pdf
[firstpage_image] =>[orig_patent_app_number] => 11845766
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/845766 | Top layers of metal for high performance IC's | Aug 26, 2007 | Issued |
Array
(
[id] => 5228173
[patent_doc_number] => 20070290280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-20
[patent_title] => 'SEMICONDUCTOR DEVICE HAVING SILICIDE THIN FILM AND METHOD OF FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/845700
[patent_app_country] => US
[patent_app_date] => 2007-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4088
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0290/20070290280.pdf
[firstpage_image] =>[orig_patent_app_number] => 11845700
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/845700 | SEMICONDUCTOR DEVICE HAVING SILICIDE THIN FILM AND METHOD OF FORMING THE SAME | Aug 26, 2007 | Abandoned |
Array
(
[id] => 4803137
[patent_doc_number] => 20080014725
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-17
[patent_title] => 'DEPOSITION OVER MIXED SUBSTRATES USING TRISILANE'
[patent_app_type] => utility
[patent_app_number] => 11/843552
[patent_app_country] => US
[patent_app_date] => 2007-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9684
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0014/20080014725.pdf
[firstpage_image] =>[orig_patent_app_number] => 11843552
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/843552 | Deposition over mixed substrates using trisilane | Aug 21, 2007 | Issued |
Array
(
[id] => 5163169
[patent_doc_number] => 20070284750
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-13
[patent_title] => 'Top layers of metal for high performance IC\'s'
[patent_app_type] => utility
[patent_app_number] => 11/842153
[patent_app_country] => US
[patent_app_date] => 2007-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6008
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0284/20070284750.pdf
[firstpage_image] =>[orig_patent_app_number] => 11842153
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/842153 | Top layers of metal for high performance IC's | Aug 20, 2007 | Issued |
Array
(
[id] => 833844
[patent_doc_number] => 07397135
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-07-08
[patent_title] => 'Top layers of metal for high performance IC\'s'
[patent_app_type] => utility
[patent_app_number] => 11/839559
[patent_app_country] => US
[patent_app_date] => 2007-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 6023
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 327
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/397/07397135.pdf
[firstpage_image] =>[orig_patent_app_number] => 11839559
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/839559 | Top layers of metal for high performance IC's | Aug 15, 2007 | Issued |
Array
(
[id] => 5043786
[patent_doc_number] => 20070262457
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-15
[patent_title] => 'Top layers of metal for high performance IC\'s'
[patent_app_type] => utility
[patent_app_number] => 11/829110
[patent_app_country] => US
[patent_app_date] => 2007-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6004
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0262/20070262457.pdf
[firstpage_image] =>[orig_patent_app_number] => 11829110
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/829110 | Top layers of metal for high performance IC's | Jul 26, 2007 | Issued |
Array
(
[id] => 23360
[patent_doc_number] => 07800221
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-09-21
[patent_title] => 'Sealing apparatus for semiconductor wafer, mold of sealing apparatus, and semiconductor wafer'
[patent_app_type] => utility
[patent_app_number] => 11/878927
[patent_app_country] => US
[patent_app_date] => 2007-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 23
[patent_no_of_words] => 8199
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/800/07800221.pdf
[firstpage_image] =>[orig_patent_app_number] => 11878927
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/878927 | Sealing apparatus for semiconductor wafer, mold of sealing apparatus, and semiconductor wafer | Jul 26, 2007 | Issued |
Array
(
[id] => 4907224
[patent_doc_number] => 20080017990
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-24
[patent_title] => 'Semiconductor integrated circuit device'
[patent_app_type] => utility
[patent_app_number] => 11/878843
[patent_app_country] => US
[patent_app_date] => 2007-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 14280
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20080017990.pdf
[firstpage_image] =>[orig_patent_app_number] => 11878843
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/878843 | Semiconductor integrated circuit device | Jul 26, 2007 | Issued |
Array
(
[id] => 7730695
[patent_doc_number] => 08101947
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-01-24
[patent_title] => 'System and method for manufacturing a thin-film device'
[patent_app_type] => utility
[patent_app_number] => 12/375660
[patent_app_country] => US
[patent_app_date] => 2007-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 6032
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/101/08101947.pdf
[firstpage_image] =>[orig_patent_app_number] => 12375660
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/375660 | System and method for manufacturing a thin-film device | Jul 25, 2007 | Issued |
Array
(
[id] => 151711
[patent_doc_number] => 07678684
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-16
[patent_title] => 'Semiconductor integrated circuit device'
[patent_app_type] => utility
[patent_app_number] => 11/878666
[patent_app_country] => US
[patent_app_date] => 2007-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 39
[patent_no_of_words] => 14569
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/678/07678684.pdf
[firstpage_image] =>[orig_patent_app_number] => 11878666
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/878666 | Semiconductor integrated circuit device | Jul 25, 2007 | Issued |
Array
(
[id] => 256702
[patent_doc_number] => 07576378
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-08-18
[patent_title] => 'Systems and methods for forming metal oxides using metal diketonates and/or ketoimines'
[patent_app_type] => utility
[patent_app_number] => 11/881239
[patent_app_country] => US
[patent_app_date] => 2007-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 9052
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/576/07576378.pdf
[firstpage_image] =>[orig_patent_app_number] => 11881239
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/881239 | Systems and methods for forming metal oxides using metal diketonates and/or ketoimines | Jul 25, 2007 | Issued |
Array
(
[id] => 5043747
[patent_doc_number] => 20070262418
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-15
[patent_title] => 'Integrated passive devices'
[patent_app_type] => utility
[patent_app_number] => 11/879632
[patent_app_country] => US
[patent_app_date] => 2007-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3042
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0262/20070262418.pdf
[firstpage_image] =>[orig_patent_app_number] => 11879632
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/879632 | Integrated passive devices | Jul 17, 2007 | Abandoned |
Array
(
[id] => 5014121
[patent_doc_number] => 20070257329
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-08
[patent_title] => 'Photodiode with Controlled Current Leakage'
[patent_app_type] => utility
[patent_app_number] => 11/774002
[patent_app_country] => US
[patent_app_date] => 2007-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8803
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0257/20070257329.pdf
[firstpage_image] =>[orig_patent_app_number] => 11774002
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/774002 | Photodiode with controlled current leakage | Jul 5, 2007 | Issued |
Array
(
[id] => 326979
[patent_doc_number] => 07514753
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-04-07
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/761288
[patent_app_country] => US
[patent_app_date] => 2007-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 31
[patent_no_of_words] => 9834
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 289
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/514/07514753.pdf
[firstpage_image] =>[orig_patent_app_number] => 11761288
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/761288 | Semiconductor device | Jun 10, 2007 | Issued |
Array
(
[id] => 299758
[patent_doc_number] => 07537957
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-05-26
[patent_title] => 'Solid state imaging device and method for manufacturing solid state imaging device'
[patent_app_type] => utility
[patent_app_number] => 11/754885
[patent_app_country] => US
[patent_app_date] => 2007-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 26
[patent_no_of_words] => 5817
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/537/07537957.pdf
[firstpage_image] =>[orig_patent_app_number] => 11754885
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/754885 | Solid state imaging device and method for manufacturing solid state imaging device | May 28, 2007 | Issued |
Array
(
[id] => 8545350
[patent_doc_number] => 08320649
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-11-27
[patent_title] => 'Neuropsychological spatiotemporal pattern recognition'
[patent_app_type] => utility
[patent_app_number] => 12/302271
[patent_app_country] => US
[patent_app_date] => 2007-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 31
[patent_no_of_words] => 12389
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12302271
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/302271 | Neuropsychological spatiotemporal pattern recognition | May 26, 2007 | Issued |