Long Pham

Array ( [id] => 7198908 [patent_doc_number] => 20050051901 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-10 [patent_title] => 'Memory device with discrete layers of phase change memory material' [patent_app_type] => utility [patent_app_number] => 10/656668 [patent_app_country] => US [patent_app_date] => 2003-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5875 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0051/20050051901.pdf [firstpage_image] =>[orig_patent_app_number] => 10656668 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 589167 [patent_doc_number] => 07443033 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-28 [patent_title] => 'Post passivation interconnection schemes on top of the IC chips' [patent_app_type] => utility [patent_app_number] => 10/653628 [patent_app_country] => US [patent_app_date] => 2003-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 7272 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/443/07443033.pdf [firstpage_image] =>[orig_patent_app_number] => 10653628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 589167 [patent_doc_number] => 07443033 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-28 [patent_title] => 'Post passivation interconnection schemes on top of the IC chips' [patent_app_type] => utility [patent_app_number] => 10/653628 [patent_app_country] => US [patent_app_date] => 2003-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 7272 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/443/07443033.pdf [firstpage_image] =>[orig_patent_app_number] => 10653628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7301181 [patent_doc_number] => 20040113158 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-17 [patent_title] => 'SEMICONDUCTOR DEVICE' [patent_app_type] => new [patent_app_number] => 10/605019 [patent_app_country] => US [patent_app_date] => 2003-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7501 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0113/20040113158.pdf [firstpage_image] =>[orig_patent_app_number] => 10605019 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7203857 [patent_doc_number] => 20040087109 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-06 [patent_title] => 'Method for direct bonding two silicon wafers for minimising interfacial oxide and stresses at the bond interface, and an SOI structure' [patent_app_type] => new [patent_app_number] => 10/651180 [patent_app_country] => US [patent_app_date] => 2003-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 13165 [patent_no_of_claims] => 64 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0087/20040087109.pdf [firstpage_image] =>[orig_patent_app_number] => 10651180 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 972699 [patent_doc_number] => 06936920 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-30 [patent_title] => 'Voltage contrast monitor for integrated circuit defects' [patent_app_type] => utility [patent_app_number] => 10/652369 [patent_app_country] => US [patent_app_date] => 2003-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3165 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/936/06936920.pdf [firstpage_image] =>[orig_patent_app_number] => 10652369 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 703098 [patent_doc_number] => 07064397 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-06-20 [patent_title] => 'Silicon controlled rectifier structure with improved punch through resistance' [patent_app_type] => utility [patent_app_number] => 10/649989 [patent_app_country] => US [patent_app_date] => 2003-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 6227 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/064/07064397.pdf [firstpage_image] =>[orig_patent_app_number] => 10649989 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7080491 [patent_doc_number] => 20050045871 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-03 [patent_title] => 'Vertical tunneling transistor' [patent_app_type] => utility [patent_app_number] => 10/649058 [patent_app_country] => US [patent_app_date] => 2003-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3059 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20050045871.pdf [firstpage_image] =>[orig_patent_app_number] => 10649058 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7395064 [patent_doc_number] => 20040038481 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-26 [patent_title] => 'Trench MOSFET having implanted drain-drift region and process for manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/650513 [patent_app_country] => US [patent_app_date] => 2003-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 5648 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0038/20040038481.pdf [firstpage_image] =>[orig_patent_app_number] => 10650513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7612818 [patent_doc_number] => 06903017 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-07 [patent_title] => 'Integrated circuit metallization using a titanium/aluminum alloy' [patent_app_type] => utility [patent_app_number] => 10/648735 [patent_app_country] => US [patent_app_date] => 2003-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2805 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/903/06903017.pdf [firstpage_image] =>[orig_patent_app_number] => 10648735 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7080597 [patent_doc_number] => 20050045977 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-03 [patent_title] => 'REPEATED STRUCTURE OF NANOMETER THIN FILMS WITH SYMMETRIC OR ASYMMETRIC CONFIGURATION FOR SPR SIGNAL MODULATION' [patent_app_type] => utility [patent_app_number] => 10/647229 [patent_app_country] => US [patent_app_date] => 2003-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2296 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20050045977.pdf [firstpage_image] =>[orig_patent_app_number] => 10647229 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1047344 [patent_doc_number] => 06864550 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-03-08 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/647288 [patent_app_country] => US [patent_app_date] => 2003-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 16 [patent_no_of_words] => 5504 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/864/06864550.pdf [firstpage_image] =>[orig_patent_app_number] => 10647288 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1108902 [patent_doc_number] => 06809358 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-10-26 [patent_title] => 'Photoconductor on active pixel image sensor' [patent_app_type] => B2 [patent_app_number] => 10/648129 [patent_app_country] => US [patent_app_date] => 2003-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 46 [patent_no_of_words] => 12491 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 17 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/809/06809358.pdf [firstpage_image] =>[orig_patent_app_number] => 10648129 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1002691 [patent_doc_number] => 06909148 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-21 [patent_title] => 'Semiconductor thin film and its manufacturing method and semiconductor device and its manufacturing method' [patent_app_type] => utility [patent_app_number] => 10/647539 [patent_app_country] => US [patent_app_date] => 2003-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 46 [patent_no_of_words] => 11849 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/909/06909148.pdf [firstpage_image] =>[orig_patent_app_number] => 10647539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7441009 [patent_doc_number] => 20040195564 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-07 [patent_title] => 'Hybrid solid state/electrochemical photoelectrode for hyrodrogen production' [patent_app_type] => new [patent_app_number] => 10/647409 [patent_app_country] => US [patent_app_date] => 2003-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1834 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20040195564.pdf [firstpage_image] =>[orig_patent_app_number] => 10647409 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7191010 [patent_doc_number] => 20050040393 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-24 [patent_title] => 'Imaging with gate controlled charge storage' [patent_app_type] => utility [patent_app_number] => 10/645552 [patent_app_country] => US [patent_app_date] => 2003-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4879 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0040/20050040393.pdf [firstpage_image] =>[orig_patent_app_number] => 10645552 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7404051 [patent_doc_number] => 20040262597 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-30 [patent_title] => 'SEMICONDUCTOR DEVICE INCLUDING MOSFET HAVING BAND-ENGINEERED SUPERLATTICE' [patent_app_type] => new [patent_app_number] => 10/647069 [patent_app_country] => US [patent_app_date] => 2003-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5671 [patent_no_of_claims] => 71 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0262/20040262597.pdf [firstpage_image] =>[orig_patent_app_number] => 10647069 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1040542 [patent_doc_number] => 06869840 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-03-22 [patent_title] => 'Compensated-well electrostatic discharge protection devices' [patent_app_type] => utility [patent_app_number] => 10/645399 [patent_app_country] => US [patent_app_date] => 2003-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 20 [patent_no_of_words] => 9524 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 265 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/869/06869840.pdf [firstpage_image] =>[orig_patent_app_number] => 10645399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7283664 [patent_doc_number] => 20040145055 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-29 [patent_title] => 'Semiconductor device and thin film forming method' [patent_app_type] => new [patent_app_number] => 10/643529 [patent_app_country] => US [patent_app_date] => 2003-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4392 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 29 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0145/20040145055.pdf [firstpage_image] =>[orig_patent_app_number] => 10643529 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7450210 [patent_doc_number] => 20040051707 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-18 [patent_title] => 'Semiconductor thin film and semiconductor device' [patent_app_type] => new [patent_app_number] => 10/642575 [patent_app_country] => US [patent_app_date] => 2003-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 11453 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0051/20040051707.pdf [firstpage_image] =>[orig_patent_app_number] => 10642575 [rel_patent_id] =>[rel_patent_doc_number] =>)