Long Pham

Array ( [id] => 7147498 [patent_doc_number] => 20050023518 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-03 [patent_title] => 'Superconducting digital first-in first-out buffer using physical back pressure mechanism' [patent_app_type] => utility [patent_app_number] => 10/628779 [patent_app_country] => US [patent_app_date] => 2003-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3687 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0023/20050023518.pdf [firstpage_image] =>[orig_patent_app_number] => 10628779 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1046717 [patent_doc_number] => 06864111 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-03-08 [patent_title] => 'Column-row addressable electric microswitch arrays and sensor matrices employing them' [patent_app_type] => utility [patent_app_number] => 10/628009 [patent_app_country] => US [patent_app_date] => 2003-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 23 [patent_no_of_words] => 10524 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 213 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/864/06864111.pdf [firstpage_image] =>[orig_patent_app_number] => 10628009 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7368521 [patent_doc_number] => 20040026712 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-12 [patent_title] => 'Three terminal edge illuminated epilayer waveguide phototransistor' [patent_app_type] => new [patent_app_number] => 10/626979 [patent_app_country] => US [patent_app_date] => 2003-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2607 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0026/20040026712.pdf [firstpage_image] =>[orig_patent_app_number] => 10626979 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7291858 [patent_doc_number] => 20040212095 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-28 [patent_title] => 'Method for forming contact openings on a MOS integrated circuit' [patent_app_type] => new [patent_app_number] => 10/624849 [patent_app_country] => US [patent_app_date] => 2003-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2695 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20040212095.pdf [firstpage_image] =>[orig_patent_app_number] => 10624849 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7675158 [patent_doc_number] => 20040126960 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-01 [patent_title] => 'Merged memory and logic semiconductor device of salicided dual gate structure including embedded memory of self-aligned contact structure and manufacturing method thereof' [patent_app_type] => new [patent_app_number] => 10/623587 [patent_app_country] => US [patent_app_date] => 2003-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7195 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20040126960.pdf [firstpage_image] =>[orig_patent_app_number] => 10623587 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7388060 [patent_doc_number] => 20040016927 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-29 [patent_title] => 'Thin film transistor, liquid crystal display substrate, and their manufacture methods' [patent_app_type] => new [patent_app_number] => 10/624074 [patent_app_country] => US [patent_app_date] => 2003-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7951 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0016/20040016927.pdf [firstpage_image] =>[orig_patent_app_number] => 10624074 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1140799 [patent_doc_number] => 06781171 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-24 [patent_title] => 'Pinned photodiode for a CMOS image sensor and fabricating method thereof' [patent_app_type] => B2 [patent_app_number] => 10/623389 [patent_app_country] => US [patent_app_date] => 2003-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1340 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/781/06781171.pdf [firstpage_image] =>[orig_patent_app_number] => 10623389 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1025594 [patent_doc_number] => 06885103 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-04-26 [patent_title] => 'Semiconductor device including ternary phase diffusion barrier' [patent_app_type] => utility [patent_app_number] => 10/620608 [patent_app_country] => US [patent_app_date] => 2003-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 2618 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/885/06885103.pdf [firstpage_image] =>[orig_patent_app_number] => 10620608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7130157 [patent_doc_number] => 20040041186 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-04 [patent_title] => 'Ferroelectric transistor with enhanced data retention' [patent_app_type] => new [patent_app_number] => 10/620979 [patent_app_country] => US [patent_app_date] => 2003-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 5069 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0041/20040041186.pdf [firstpage_image] =>[orig_patent_app_number] => 10620979 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7120319 [patent_doc_number] => 20050012148 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-20 [patent_title] => 'TRANSISTOR WITH IMPROVED SAFE OPERATING AREA' [patent_app_type] => utility [patent_app_number] => 10/619699 [patent_app_country] => US [patent_app_date] => 2003-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5325 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20050012148.pdf [firstpage_image] =>[orig_patent_app_number] => 10619699 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7351228 [patent_doc_number] => 20040012732 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-22 [patent_title] => 'Illumination device and liquid crystal display device' [patent_app_type] => new [patent_app_number] => 10/619959 [patent_app_country] => US [patent_app_date] => 2003-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 13702 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 40 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20040012732.pdf [firstpage_image] =>[orig_patent_app_number] => 10619959 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 422142 [patent_doc_number] => 07274074 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-09-25 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => utility [patent_app_number] => 10/619039 [patent_app_country] => US [patent_app_date] => 2003-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 39 [patent_no_of_words] => 14225 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/274/07274074.pdf [firstpage_image] =>[orig_patent_app_number] => 10619039 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7427400 [patent_doc_number] => 20040007737 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-15 [patent_title] => 'Ultra small size vertical MOSFET device and method for the manufacture thereof' [patent_app_type] => new [patent_app_number] => 10/617183 [patent_app_country] => US [patent_app_date] => 2003-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3042 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0007/20040007737.pdf [firstpage_image] =>[orig_patent_app_number] => 10617183 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 742642 [patent_doc_number] => 07030416 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-18 [patent_title] => 'Micro electro mechanical system apparatus' [patent_app_type] => utility [patent_app_number] => 10/618258 [patent_app_country] => US [patent_app_date] => 2003-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 24 [patent_no_of_words] => 6850 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/030/07030416.pdf [firstpage_image] =>[orig_patent_app_number] => 10618258 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7086558 [patent_doc_number] => 20050006670 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-13 [patent_title] => 'LIBRARY OF CELLS FOR USE IN DESIGNING SETS OF DOMINO LOGIC CIRCUITS IN A STANDARD CELL LIBRARY, OR THE LIKE, AND METHOD FOR USING SAME' [patent_app_type] => utility [patent_app_number] => 10/604318 [patent_app_country] => US [patent_app_date] => 2003-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4692 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20050006670.pdf [firstpage_image] =>[orig_patent_app_number] => 10604318 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7089116 [patent_doc_number] => 20050009229 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-13 [patent_title] => 'Solution deposition of chalcogenide films' [patent_app_type] => utility [patent_app_number] => 10/617118 [patent_app_country] => US [patent_app_date] => 2003-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 9616 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0009/20050009229.pdf [firstpage_image] =>[orig_patent_app_number] => 10617118 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 682457 [patent_doc_number] => 07081372 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-25 [patent_title] => 'Aluminum cap with electroless nickel/immersion gold' [patent_app_type] => utility [patent_app_number] => 10/616268 [patent_app_country] => US [patent_app_date] => 2003-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 1319 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/081/07081372.pdf [firstpage_image] =>[orig_patent_app_number] => 10616268 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7396527 [patent_doc_number] => 20040104390 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-03 [patent_title] => 'Nitride semiconductor element with a supporting substrate and a method for producing a nitride semiconductor element' [patent_app_type] => new [patent_app_number] => 10/614778 [patent_app_country] => US [patent_app_date] => 2003-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 28 [patent_no_of_words] => 31150 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0104/20040104390.pdf [firstpage_image] =>[orig_patent_app_number] => 10614778 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7371823 [patent_doc_number] => 20040080014 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-29 [patent_title] => 'Transistor in semiconductor devices and method of fabricating the same' [patent_app_type] => new [patent_app_number] => 10/615238 [patent_app_country] => US [patent_app_date] => 2003-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3780 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0080/20040080014.pdf [firstpage_image] =>[orig_patent_app_number] => 10615238 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7383330 [patent_doc_number] => 20040029327 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-12 [patent_title] => 'Semiconductor device with an improved gate electrode pattern and a method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/612988 [patent_app_country] => US [patent_app_date] => 2003-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 8990 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0029/20040029327.pdf [firstpage_image] =>[orig_patent_app_number] => 10612988 [rel_patent_id] =>[rel_patent_doc_number] =>)