
Long Pham
Examiner (ID: 5269, Phone: (571)272-1714 , Office: P/2814 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2822, 2899, 2897, 2823, 1107, 2814, 2812, 1763 |
| Total Applications | 3774 |
| Issued Applications | 3306 |
| Pending Applications | 160 |
| Abandoned Applications | 335 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7324211
[patent_doc_number] => 20040137691
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-15
[patent_title] => 'Method of manufacturing capacitor in semiconductor devices'
[patent_app_type] => new
[patent_app_number] => 10/612073
[patent_app_country] => US
[patent_app_date] => 2003-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1622
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0137/20040137691.pdf
[firstpage_image] =>[orig_patent_app_number] => 10612073
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/612073 | Method of manufacturing capacitor in semiconductor devices | Jul 2, 2003 | Issued |
Array
(
[id] => 7675196
[patent_doc_number] => 20040126922
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-01
[patent_title] => 'Photo diode, opto-electronic integrated circuit device comprising the same, and method for manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/610678
[patent_app_country] => US
[patent_app_date] => 2003-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4401
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0126/20040126922.pdf
[firstpage_image] =>[orig_patent_app_number] => 10610678
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/610678 | Photo diode, opto-electronic integrated circuit device comprising the same, and method for manufacturing the same | Jul 1, 2003 | Abandoned |
Array
(
[id] => 7343214
[patent_doc_number] => 20040046189
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-11
[patent_title] => 'Semiconductor device having an etch stopper formed of a SiN layer by low temperature ALD and method of fabricating the same'
[patent_app_type] => new
[patent_app_number] => 10/612028
[patent_app_country] => US
[patent_app_date] => 2003-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3167
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0046/20040046189.pdf
[firstpage_image] =>[orig_patent_app_number] => 10612028
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/612028 | Semiconductor device having an etch stopper formed of a sin layer by low temperature ALD and method of fabricating the same | Jul 1, 2003 | Issued |
Array
(
[id] => 7619728
[patent_doc_number] => 06943458
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-13
[patent_title] => 'Semiconductor device and manufacturing method thereof, and registration accuracy measurement enhancement method'
[patent_app_type] => utility
[patent_app_number] => 10/603738
[patent_app_country] => US
[patent_app_date] => 2003-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 4243
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/943/06943458.pdf
[firstpage_image] =>[orig_patent_app_number] => 10603738
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/603738 | Semiconductor device and manufacturing method thereof, and registration accuracy measurement enhancement method | Jun 25, 2003 | Issued |
Array
(
[id] => 687830
[patent_doc_number] => 07078794
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-18
[patent_title] => 'Chip package and process for forming the same'
[patent_app_type] => utility
[patent_app_number] => 10/250289
[patent_app_country] => US
[patent_app_date] => 2003-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 3821
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/078/07078794.pdf
[firstpage_image] =>[orig_patent_app_number] => 10250289
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/250289 | Chip package and process for forming the same | Jun 19, 2003 | Issued |
Array
(
[id] => 7615020
[patent_doc_number] => 06897506
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-24
[patent_title] => 'Systems and methods using non-volatile memory cells'
[patent_app_type] => utility
[patent_app_number] => 10/460979
[patent_app_country] => US
[patent_app_date] => 2003-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 5375
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/897/06897506.pdf
[firstpage_image] =>[orig_patent_app_number] => 10460979
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/460979 | Systems and methods using non-volatile memory cells | Jun 12, 2003 | Issued |
Array
(
[id] => 956507
[patent_doc_number] => 06956259
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-10-18
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 10/458489
[patent_app_country] => US
[patent_app_date] => 2003-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 22
[patent_no_of_words] => 5032
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/956/06956259.pdf
[firstpage_image] =>[orig_patent_app_number] => 10458489
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/458489 | Semiconductor device and method of manufacturing the same | Jun 10, 2003 | Issued |
Array
(
[id] => 1110975
[patent_doc_number] => 06806162
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-10-19
[patent_title] => 'Method for composing a dielectric layer within an interconnect structure of a multilayer semiconductor device'
[patent_app_type] => B1
[patent_app_number] => 10/459072
[patent_app_country] => US
[patent_app_date] => 2003-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2440
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/806/06806162.pdf
[firstpage_image] =>[orig_patent_app_number] => 10459072
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/459072 | Method for composing a dielectric layer within an interconnect structure of a multilayer semiconductor device | Jun 10, 2003 | Issued |
Array
(
[id] => 6610730
[patent_doc_number] => 20030209724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-13
[patent_title] => 'Semiconductor device for low voltage protection with low capacitance'
[patent_app_type] => new
[patent_app_number] => 10/460585
[patent_app_country] => US
[patent_app_date] => 2003-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 15406
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0209/20030209724.pdf
[firstpage_image] =>[orig_patent_app_number] => 10460585
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/460585 | Semiconductor device for low voltage protection with low capacitance | Jun 10, 2003 | Issued |
Array
(
[id] => 7348248
[patent_doc_number] => 20040012049
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-22
[patent_title] => 'Semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/458668
[patent_app_country] => US
[patent_app_date] => 2003-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 7599
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0012/20040012049.pdf
[firstpage_image] =>[orig_patent_app_number] => 10458668
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/458668 | Semiconductor device | Jun 10, 2003 | Abandoned |
Array
(
[id] => 6676929
[patent_doc_number] => 20030227069
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-12-11
[patent_title] => 'Power semiconductor with variable parameters'
[patent_app_type] => new
[patent_app_number] => 10/457748
[patent_app_country] => US
[patent_app_date] => 2003-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4105
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0227/20030227069.pdf
[firstpage_image] =>[orig_patent_app_number] => 10457748
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/457748 | Power semiconductor with variable parameters | Jun 9, 2003 | Abandoned |
Array
(
[id] => 6662114
[patent_doc_number] => 20030201440
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-30
[patent_title] => 'Thin film transistor formed on a transparent substrate'
[patent_app_type] => new
[patent_app_number] => 10/457928
[patent_app_country] => US
[patent_app_date] => 2003-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 13066
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0201/20030201440.pdf
[firstpage_image] =>[orig_patent_app_number] => 10457928
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/457928 | Thin film transistor formed on a transparent substrate | Jun 8, 2003 | Issued |
Array
(
[id] => 630719
[patent_doc_number] => 07132680
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-07
[patent_title] => 'Organic field-effect transistor and method of making same based on polymerizable self-assembled monolayers'
[patent_app_type] => utility
[patent_app_number] => 10/456749
[patent_app_country] => US
[patent_app_date] => 2003-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 4233
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/132/07132680.pdf
[firstpage_image] =>[orig_patent_app_number] => 10456749
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/456749 | Organic field-effect transistor and method of making same based on polymerizable self-assembled monolayers | Jun 8, 2003 | Issued |
Array
(
[id] => 7357107
[patent_doc_number] => 20040004265
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-08
[patent_title] => 'Flash memory devices having self aligned shallow trench isolation structures and methods of fabricating the same'
[patent_app_type] => new
[patent_app_number] => 10/455679
[patent_app_country] => US
[patent_app_date] => 2003-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 7065
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0004/20040004265.pdf
[firstpage_image] =>[orig_patent_app_number] => 10455679
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/455679 | Methods of fabricating flash memory devices having self aligned shallow trench isolation structures | Jun 4, 2003 | Issued |
Array
(
[id] => 7357107
[patent_doc_number] => 20040004265
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-08
[patent_title] => 'Flash memory devices having self aligned shallow trench isolation structures and methods of fabricating the same'
[patent_app_type] => new
[patent_app_number] => 10/455679
[patent_app_country] => US
[patent_app_date] => 2003-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 7065
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0004/20040004265.pdf
[firstpage_image] =>[orig_patent_app_number] => 10455679
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/455679 | Methods of fabricating flash memory devices having self aligned shallow trench isolation structures | Jun 4, 2003 | Issued |
Array
(
[id] => 7125185
[patent_doc_number] => 20050056929
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-17
[patent_title] => 'Improvements for on-die reflectance arrangements'
[patent_app_type] => utility
[patent_app_number] => 10/448408
[patent_app_country] => US
[patent_app_date] => 2003-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5569
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0056/20050056929.pdf
[firstpage_image] =>[orig_patent_app_number] => 10448408
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/448408 | Improvements for on-die reflectance arrangements | May 29, 2003 | Abandoned |
Array
(
[id] => 721233
[patent_doc_number] => 07049660
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-23
[patent_title] => 'High-quality SGOI by oxidation near the alloy melting temperature'
[patent_app_type] => utility
[patent_app_number] => 10/448948
[patent_app_country] => US
[patent_app_date] => 2003-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 6190
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/049/07049660.pdf
[firstpage_image] =>[orig_patent_app_number] => 10448948
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/448948 | High-quality SGOI by oxidation near the alloy melting temperature | May 29, 2003 | Issued |
Array
(
[id] => 895265
[patent_doc_number] => RE040138
[patent_country] => US
[patent_kind] => E1
[patent_issue_date] => 2008-03-04
[patent_title] => 'Method for improving hot carrier lifetime via a nitrogen implantation procedure performed before or after a Teos liner deposition'
[patent_app_type] => reissue
[patent_app_number] => 10/442631
[patent_app_country] => US
[patent_app_date] => 2003-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 2488
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/RE/040/RE040138.pdf
[firstpage_image] =>[orig_patent_app_number] => 10442631
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/442631 | Method for improving hot carrier lifetime via a nitrogen implantation procedure performed before or after a Teos liner deposition | May 20, 2003 | Issued |
Array
(
[id] => 7368706
[patent_doc_number] => 20040026744
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-12
[patent_title] => 'Semiconductor module'
[patent_app_type] => new
[patent_app_number] => 10/438106
[patent_app_country] => US
[patent_app_date] => 2003-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5110
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0026/20040026744.pdf
[firstpage_image] =>[orig_patent_app_number] => 10438106
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/438106 | Semiconductor module | May 14, 2003 | Issued |
Array
(
[id] => 7427566
[patent_doc_number] => 20040007757
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-15
[patent_title] => 'Semiconductor device and manufacturing method thereof'
[patent_app_type] => new
[patent_app_number] => 10/435658
[patent_app_country] => US
[patent_app_date] => 2003-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5781
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20040007757.pdf
[firstpage_image] =>[orig_patent_app_number] => 10435658
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/435658 | Semiconductor device and manufacturing method thereof | May 11, 2003 | Issued |