
Long Pham
Examiner (ID: 5269, Phone: (571)272-1714 , Office: P/2814 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2822, 2899, 2897, 2823, 1107, 2814, 2812, 1763 |
| Total Applications | 3774 |
| Issued Applications | 3306 |
| Pending Applications | 160 |
| Abandoned Applications | 335 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6091972
[patent_doc_number] => 20020050601
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-02
[patent_title] => 'Semiconductor light-emitting device and method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/001083
[patent_app_country] => US
[patent_app_date] => 2001-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8296
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 25
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20020050601.pdf
[firstpage_image] =>[orig_patent_app_number] => 10001083
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/001083 | Semiconductor light-emitting device | Oct 30, 2001 | Issued |
Array
(
[id] => 1027900
[patent_doc_number] => 06881615
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-04-19
[patent_title] => 'Method for crystallizing semiconductor material without exposing it to air'
[patent_app_type] => utility
[patent_app_number] => 09/978696
[patent_app_country] => US
[patent_app_date] => 2001-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 8580
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 18
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/881/06881615.pdf
[firstpage_image] =>[orig_patent_app_number] => 09978696
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/978696 | Method for crystallizing semiconductor material without exposing it to air | Oct 17, 2001 | Issued |
Array
(
[id] => 6813737
[patent_doc_number] => 20030073287
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-17
[patent_title] => 'Semiconductor structure with improved smaller forward voltage loss and higher blocking capability'
[patent_app_type] => new
[patent_app_number] => 09/981583
[patent_app_country] => US
[patent_app_date] => 2001-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7217
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20030073287.pdf
[firstpage_image] =>[orig_patent_app_number] => 09981583
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/981583 | Semiconductor structure with improved smaller forward voltage loss and higher blocking capability | Oct 16, 2001 | Issued |
Array
(
[id] => 1417589
[patent_doc_number] => 06514779
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-02-04
[patent_title] => 'Large area silicon carbide devices and manufacturing methods therefor'
[patent_app_type] => B1
[patent_app_number] => 09/981523
[patent_app_country] => US
[patent_app_date] => 2001-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5799
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/514/06514779.pdf
[firstpage_image] =>[orig_patent_app_number] => 09981523
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/981523 | Large area silicon carbide devices and manufacturing methods therefor | Oct 16, 2001 | Issued |
Array
(
[id] => 6260465
[patent_doc_number] => 20020187579
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-12
[patent_title] => 'METHOD FOR MANUFACTURING A SEMICONDUCTOR OPTICAL FUNCTIONAL DEVICE'
[patent_app_type] => new
[patent_app_number] => 09/978053
[patent_app_country] => US
[patent_app_date] => 2001-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4681
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0187/20020187579.pdf
[firstpage_image] =>[orig_patent_app_number] => 09978053
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/978053 | Method for manufacturing a semiconductor optical functional device | Oct 16, 2001 | Issued |
Array
(
[id] => 1401823
[patent_doc_number] => 06534377
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-03-18
[patent_title] => 'Capacitance elements and method of manufacturing the same'
[patent_app_type] => B2
[patent_app_number] => 09/977273
[patent_app_country] => US
[patent_app_date] => 2001-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 23
[patent_no_of_words] => 3588
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/534/06534377.pdf
[firstpage_image] =>[orig_patent_app_number] => 09977273
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/977273 | Capacitance elements and method of manufacturing the same | Oct 15, 2001 | Issued |
Array
(
[id] => 6358908
[patent_doc_number] => 20020058348
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-16
[patent_title] => 'Pattern formation method using two alternating phase shift masks'
[patent_app_type] => new
[patent_app_number] => 09/977323
[patent_app_country] => US
[patent_app_date] => 2001-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5513
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0058/20020058348.pdf
[firstpage_image] =>[orig_patent_app_number] => 09977323
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/977323 | Pattern formation method using two alternating phase shift masks | Oct 15, 2001 | Issued |
Array
(
[id] => 1341610
[patent_doc_number] => 06586332
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-07-01
[patent_title] => 'Deep submicron silicide blocking'
[patent_app_type] => B1
[patent_app_number] => 09/981154
[patent_app_country] => US
[patent_app_date] => 2001-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 3571
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 294
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/586/06586332.pdf
[firstpage_image] =>[orig_patent_app_number] => 09981154
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/981154 | Deep submicron silicide blocking | Oct 15, 2001 | Issued |
Array
(
[id] => 6813770
[patent_doc_number] => 20030073320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-17
[patent_title] => 'Method for preventing surface corrosion in an edge bead removal process'
[patent_app_type] => new
[patent_app_number] => 09/981524
[patent_app_country] => US
[patent_app_date] => 2001-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6341
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20030073320.pdf
[firstpage_image] =>[orig_patent_app_number] => 09981524
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/981524 | Method for preventing surface corrosion in an edge bead removal process | Oct 15, 2001 | Abandoned |
Array
(
[id] => 5901008
[patent_doc_number] => 20020140032
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-03
[patent_title] => 'Ultra small size vertical MOSFET device and method for the manufacture thereof'
[patent_app_type] => new
[patent_app_number] => 09/975963
[patent_app_country] => US
[patent_app_date] => 2001-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3042
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0140/20020140032.pdf
[firstpage_image] =>[orig_patent_app_number] => 09975963
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/975963 | Ultra small size vertical MOSFET device and method for the manufacture thereof | Oct 14, 2001 | Issued |
Array
(
[id] => 7631346
[patent_doc_number] => 06635586
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-10-21
[patent_title] => 'Method of forming a spin-on-glass insulation layer'
[patent_app_type] => B2
[patent_app_number] => 09/977673
[patent_app_country] => US
[patent_app_date] => 2001-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3806
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 14
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/635/06635586.pdf
[firstpage_image] =>[orig_patent_app_number] => 09977673
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/977673 | Method of forming a spin-on-glass insulation layer | Oct 14, 2001 | Issued |
Array
(
[id] => 1310420
[patent_doc_number] => 06613615
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-09-02
[patent_title] => 'Pair of FETs including a shared SOI body contact and the method of forming the FETs'
[patent_app_type] => B2
[patent_app_number] => 09/976728
[patent_app_country] => US
[patent_app_date] => 2001-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 23
[patent_no_of_words] => 2772
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/613/06613615.pdf
[firstpage_image] =>[orig_patent_app_number] => 09976728
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/976728 | Pair of FETs including a shared SOI body contact and the method of forming the FETs | Oct 11, 2001 | Issued |
Array
(
[id] => 1588639
[patent_doc_number] => 06482664
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-19
[patent_title] => 'Method for manufacturing white light-emitting diodes'
[patent_app_type] => B1
[patent_app_number] => 09/975003
[patent_app_country] => US
[patent_app_date] => 2001-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2327
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/482/06482664.pdf
[firstpage_image] =>[orig_patent_app_number] => 09975003
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/975003 | Method for manufacturing white light-emitting diodes | Oct 11, 2001 | Issued |
Array
(
[id] => 6469383
[patent_doc_number] => 20020151131
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-17
[patent_title] => 'Method of forming minute pattern and method of manufacturing semiconductor device'
[patent_app_type] => new
[patent_app_number] => 09/974833
[patent_app_country] => US
[patent_app_date] => 2001-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4399
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0151/20020151131.pdf
[firstpage_image] =>[orig_patent_app_number] => 09974833
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/974833 | Method of forming minute pattern and method of manufacturing semiconductor device | Oct 11, 2001 | Abandoned |
Array
(
[id] => 1245729
[patent_doc_number] => 06677224
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-01-13
[patent_title] => 'Method of forming stacked gate for flash memories'
[patent_app_type] => B2
[patent_app_number] => 09/976823
[patent_app_country] => US
[patent_app_date] => 2001-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 2352
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/677/06677224.pdf
[firstpage_image] =>[orig_patent_app_number] => 09976823
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/976823 | Method of forming stacked gate for flash memories | Oct 11, 2001 | Issued |
Array
(
[id] => 6359431
[patent_doc_number] => 20020058409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-16
[patent_title] => 'Elimination of overhang in liner/barrier/seed layers using post-deposition sputter etch'
[patent_app_type] => new
[patent_app_number] => 09/975444
[patent_app_country] => US
[patent_app_date] => 2001-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2158
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0058/20020058409.pdf
[firstpage_image] =>[orig_patent_app_number] => 09975444
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/975444 | Elimination of overhang in liner/barrier/seed layers using post-deposition sputter etch | Oct 10, 2001 | Abandoned |
Array
(
[id] => 6237454
[patent_doc_number] => 20020043673
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-04-18
[patent_title] => 'Semiconductor device and method for fabricating the same'
[patent_app_type] => new
[patent_app_number] => 09/974053
[patent_app_country] => US
[patent_app_date] => 2001-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10481
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0043/20020043673.pdf
[firstpage_image] =>[orig_patent_app_number] => 09974053
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/974053 | Semiconductor device and method for fabricating the same | Oct 10, 2001 | Issued |
Array
(
[id] => 1165136
[patent_doc_number] => 06756257
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-06-29
[patent_title] => 'Patterned SOI regions on semiconductor chips'
[patent_app_type] => B2
[patent_app_number] => 09/975435
[patent_app_country] => US
[patent_app_date] => 2001-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4299
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/756/06756257.pdf
[firstpage_image] =>[orig_patent_app_number] => 09975435
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/975435 | Patterned SOI regions on semiconductor chips | Oct 10, 2001 | Issued |
Array
(
[id] => 7634310
[patent_doc_number] => 06657310
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-12-02
[patent_title] => 'Top layers of metal for high performance IC\'s'
[patent_app_type] => B2
[patent_app_number] => 09/972639
[patent_app_country] => US
[patent_app_date] => 2001-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 5614
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 6
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/657/06657310.pdf
[firstpage_image] =>[orig_patent_app_number] => 09972639
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/972639 | Top layers of metal for high performance IC's | Oct 8, 2001 | Issued |
Array
(
[id] => 6817944
[patent_doc_number] => 20030068902
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-10
[patent_title] => 'Method for depositing silicon oxide incorporating an outgassing step'
[patent_app_type] => new
[patent_app_number] => 09/974584
[patent_app_country] => US
[patent_app_date] => 2001-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3506
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0068/20030068902.pdf
[firstpage_image] =>[orig_patent_app_number] => 09974584
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/974584 | Method for depositing silicon oxide incorporating an outgassing step | Oct 8, 2001 | Issued |