Long Pham

Array ( [id] => 1415299 [patent_doc_number] => 06511884 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-28 [patent_title] => 'Method to form and/or isolate vertical transistors' [patent_app_type] => B1 [patent_app_number] => 09/972503 [patent_app_country] => US [patent_app_date] => 2001-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 1590 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/511/06511884.pdf [firstpage_image] =>[orig_patent_app_number] => 09972503 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1371986 [patent_doc_number] => 06562710 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-05-13 [patent_title] => 'Semiconductor device and method for fabricating the same' [patent_app_type] => B2 [patent_app_number] => 09/971734 [patent_app_country] => US [patent_app_date] => 2001-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 45 [patent_no_of_words] => 7743 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/562/06562710.pdf [firstpage_image] =>[orig_patent_app_number] => 09971734 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6474420 [patent_doc_number] => 20020022353 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-21 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => new [patent_app_number] => 09/971641 [patent_app_country] => US [patent_app_date] => 2001-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5499 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0022/20020022353.pdf [firstpage_image] =>[orig_patent_app_number] => 09971641 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6458844 [patent_doc_number] => 20020020847 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-21 [patent_title] => 'Compound semiconductor light emitting device and method of fabricating the same' [patent_app_type] => new [patent_app_number] => 09/968802 [patent_app_country] => US [patent_app_date] => 2001-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 18459 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0020/20020020847.pdf [firstpage_image] =>[orig_patent_app_number] => 09968802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1416363 [patent_doc_number] => 06509232 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-21 [patent_title] => 'Formation of STI (shallow trench isolation) structures within core and periphery areas of flash memory device' [patent_app_type] => B1 [patent_app_number] => 09/969573 [patent_app_country] => US [patent_app_date] => 2001-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 32 [patent_no_of_words] => 8025 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 357 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/509/06509232.pdf [firstpage_image] =>[orig_patent_app_number] => 09969573 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1284925 [patent_doc_number] => 06638798 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-10-28 [patent_title] => 'Method of fabricating a semiconductor device of high-voltage CMOS structure' [patent_app_type] => B2 [patent_app_number] => 09/964393 [patent_app_country] => US [patent_app_date] => 2001-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 19 [patent_no_of_words] => 10287 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 239 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/638/06638798.pdf [firstpage_image] =>[orig_patent_app_number] => 09964393 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6674452 [patent_doc_number] => 20030060055 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-27 [patent_title] => 'Resist pattern, a method for fabricating a resist pattern, a method for patterning a thin film and a method for manufacturing a micro device' [patent_app_type] => new [patent_app_number] => 09/964433 [patent_app_country] => US [patent_app_date] => 2001-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 5072 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 19 [patent_words_short_claim] => 21 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0060/20030060055.pdf [firstpage_image] =>[orig_patent_app_number] => 09964433 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6783120 [patent_doc_number] => 20030064567 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-04-03 [patent_title] => 'Vertical replacement-gate silicon-on-insulator transistor' [patent_app_type] => new [patent_app_number] => 09/968234 [patent_app_country] => US [patent_app_date] => 2001-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 7030 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0064/20030064567.pdf [firstpage_image] =>[orig_patent_app_number] => 09968234 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1383943 [patent_doc_number] => 06559477 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-05-06 [patent_title] => 'Flat panel display device and method for manufacturing the same' [patent_app_type] => B2 [patent_app_number] => 09/964403 [patent_app_country] => US [patent_app_date] => 2001-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 24 [patent_no_of_words] => 13341 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/559/06559477.pdf [firstpage_image] =>[orig_patent_app_number] => 09964403 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1196692 [patent_doc_number] => 06727165 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-04-27 [patent_title] => 'Fabrication of metal contacts for deep-submicron technologies' [patent_app_type] => B1 [patent_app_number] => 09/967074 [patent_app_country] => US [patent_app_date] => 2001-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 9 [patent_no_of_words] => 3253 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/727/06727165.pdf [firstpage_image] =>[orig_patent_app_number] => 09967074 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6063594 [patent_doc_number] => 20020031889 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-03-14 [patent_title] => 'Method for manufacturing a semiconductor device' [patent_app_type] => new [patent_app_number] => 09/964643 [patent_app_country] => US [patent_app_date] => 2001-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3161 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20020031889.pdf [firstpage_image] =>[orig_patent_app_number] => 09964643 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1155459 [patent_doc_number] => 06764888 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-07-20 [patent_title] => 'Method of producing nitride-based heterostructure devices' [patent_app_type] => B2 [patent_app_number] => 09/966563 [patent_app_country] => US [patent_app_date] => 2001-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 3841 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/764/06764888.pdf [firstpage_image] =>[orig_patent_app_number] => 09966563 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6469431 [patent_doc_number] => 20020151137 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-17 [patent_title] => 'Method for semiconductor device planarization' [patent_app_type] => new [patent_app_number] => 09/962813 [patent_app_country] => US [patent_app_date] => 2001-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 1918 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0151/20020151137.pdf [firstpage_image] =>[orig_patent_app_number] => 09962813 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1180868 [patent_doc_number] => 06737309 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-05-18 [patent_title] => 'Complementary MISFET' [patent_app_type] => B2 [patent_app_number] => 09/962883 [patent_app_country] => US [patent_app_date] => 2001-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 23 [patent_no_of_words] => 3777 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 288 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/737/06737309.pdf [firstpage_image] =>[orig_patent_app_number] => 09962883 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7631383 [patent_doc_number] => 06635549 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-10-21 [patent_title] => 'Method of producing exposure mask' [patent_app_type] => B2 [patent_app_number] => 09/961488 [patent_app_country] => US [patent_app_date] => 2001-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 27 [patent_no_of_words] => 7391 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/635/06635549.pdf [firstpage_image] =>[orig_patent_app_number] => 09961488 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7634831 [patent_doc_number] => 06656787 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-02 [patent_title] => 'Method for fabricating non-volatile memories' [patent_app_type] => B2 [patent_app_number] => 09/962694 [patent_app_country] => US [patent_app_date] => 2001-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 25 [patent_no_of_words] => 6534 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/656/06656787.pdf [firstpage_image] =>[orig_patent_app_number] => 09962694 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6671948 [patent_doc_number] => 20030057551 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-27 [patent_title] => 'Copper-containing C4 ball-limiting metallurgy stack for enhanced reliability of packaged structures and method of making same' [patent_app_type] => new [patent_app_number] => 09/961034 [patent_app_country] => US [patent_app_date] => 2001-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6337 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0057/20030057551.pdf [firstpage_image] =>[orig_patent_app_number] => 09961034 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1439976 [patent_doc_number] => 06495390 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-12-17 [patent_title] => 'Thermally induced reflectivity switch for laser thermal processing' [patent_app_type] => B2 [patent_app_number] => 09/940102 [patent_app_country] => US [patent_app_date] => 2001-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4403 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/495/06495390.pdf [firstpage_image] =>[orig_patent_app_number] => 09940102 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6474177 [patent_doc_number] => 20020022324 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-21 [patent_title] => 'Manufacture of trench-gate semiconductor devices' [patent_app_type] => new [patent_app_number] => 09/932073 [patent_app_country] => US [patent_app_date] => 2001-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7020 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0022/20020022324.pdf [firstpage_image] =>[orig_patent_app_number] => 09932073 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6838900 [patent_doc_number] => 20030036240 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-20 [patent_title] => 'Method of simultaneous formation of local interconnect and gate electrode' [patent_app_type] => new [patent_app_number] => 09/932863 [patent_app_country] => US [patent_app_date] => 2001-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3136 [patent_no_of_claims] => 62 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0036/20030036240.pdf [firstpage_image] =>[orig_patent_app_number] => 09932863 [rel_patent_id] =>[rel_patent_doc_number] =>)