
Long Pham
Examiner (ID: 5269, Phone: (571)272-1714 , Office: P/2814 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2822, 2899, 2897, 2823, 1107, 2814, 2812, 1763 |
| Total Applications | 3774 |
| Issued Applications | 3306 |
| Pending Applications | 160 |
| Abandoned Applications | 335 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6838893
[patent_doc_number] => 20030036233
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-20
[patent_title] => 'Method of forming a word line in an embedded dynamic random access memory'
[patent_app_type] => new
[patent_app_number] => 09/930303
[patent_app_country] => US
[patent_app_date] => 2001-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3534
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 326
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0036/20030036233.pdf
[firstpage_image] =>[orig_patent_app_number] => 09930303
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/930303 | Method of forming a word line in an embedded dynamic random access memory | Aug 15, 2001 | Abandoned |
Array
(
[id] => 6838896
[patent_doc_number] => 20030036236
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-20
[patent_title] => 'Method for radiation hardening N-channel MOS transistors'
[patent_app_type] => new
[patent_app_number] => 09/930043
[patent_app_country] => US
[patent_app_date] => 2001-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2695
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0036/20030036236.pdf
[firstpage_image] =>[orig_patent_app_number] => 09930043
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/930043 | Method for radiation hardening N-channel MOS transistors | Aug 14, 2001 | Abandoned |
Array
(
[id] => 6048161
[patent_doc_number] => 20020168822
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-14
[patent_title] => 'METHOD OF FABRICATING MASK READ ONLY MEMORY'
[patent_app_type] => new
[patent_app_number] => 09/930843
[patent_app_country] => US
[patent_app_date] => 2001-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4214
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0168/20020168822.pdf
[firstpage_image] =>[orig_patent_app_number] => 09930843
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/930843 | Method of fabricating mask read only memory | Aug 13, 2001 | Issued |
Array
(
[id] => 1367383
[patent_doc_number] => 06566227
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-05-20
[patent_title] => 'Strap resistance using selective oxidation to cap DT poly before STI etch'
[patent_app_type] => B2
[patent_app_number] => 09/929334
[patent_app_country] => US
[patent_app_date] => 2001-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 3481
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/566/06566227.pdf
[firstpage_image] =>[orig_patent_app_number] => 09929334
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/929334 | Strap resistance using selective oxidation to cap DT poly before STI etch | Aug 12, 2001 | Issued |
Array
(
[id] => 6474337
[patent_doc_number] => 20020022343
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-02-21
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 09/927403
[patent_app_country] => US
[patent_app_date] => 2001-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 8255
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20020022343.pdf
[firstpage_image] =>[orig_patent_app_number] => 09927403
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/927403 | Semiconductor device and method of manufacturing the same | Aug 12, 2001 | Abandoned |
Array
(
[id] => 1063655
[patent_doc_number] => 06849898
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-02-01
[patent_title] => 'Trench MIS device with active trench corners and thick bottom oxide'
[patent_app_type] => utility
[patent_app_number] => 09/927143
[patent_app_country] => US
[patent_app_date] => 2001-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 22
[patent_no_of_words] => 3899
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/849/06849898.pdf
[firstpage_image] =>[orig_patent_app_number] => 09927143
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/927143 | Trench MIS device with active trench corners and thick bottom oxide | Aug 9, 2001 | Issued |
Array
(
[id] => 1288744
[patent_doc_number] => 06639315
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-10-28
[patent_title] => 'Semiconductor device and mounted semiconductor device structure'
[patent_app_type] => B2
[patent_app_number] => 09/925374
[patent_app_country] => US
[patent_app_date] => 2001-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 9240
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/639/06639315.pdf
[firstpage_image] =>[orig_patent_app_number] => 09925374
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/925374 | Semiconductor device and mounted semiconductor device structure | Aug 9, 2001 | Issued |
Array
(
[id] => 6688545
[patent_doc_number] => 20030032270
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-13
[patent_title] => 'Fabrication method for a device for regulating flow of electric current with high dielectric constant gate insulating layer and source/drain forming schottky contact or schottky-like region with substrate'
[patent_app_type] => new
[patent_app_number] => 09/928124
[patent_app_country] => US
[patent_app_date] => 2001-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3956
[patent_no_of_claims] => 108
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0032/20030032270.pdf
[firstpage_image] =>[orig_patent_app_number] => 09928124
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/928124 | Fabrication method for a device for regulating flow of electric current with high dielectric constant gate insulating layer and source/drain forming schottky contact or schottky-like region with substrate | Aug 9, 2001 | Abandoned |
Array
(
[id] => 1440055
[patent_doc_number] => 06495426
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-17
[patent_title] => 'Method for simultaneous formation of integrated capacitor and fuse'
[patent_app_type] => B1
[patent_app_number] => 09/925694
[patent_app_country] => US
[patent_app_date] => 2001-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 2342
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/495/06495426.pdf
[firstpage_image] =>[orig_patent_app_number] => 09925694
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/925694 | Method for simultaneous formation of integrated capacitor and fuse | Aug 8, 2001 | Issued |
Array
(
[id] => 6405776
[patent_doc_number] => 20020037611
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-03-28
[patent_title] => 'Method for manufacturing semiconductor memory device'
[patent_app_type] => new
[patent_app_number] => 09/925914
[patent_app_country] => US
[patent_app_date] => 2001-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2442
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20020037611.pdf
[firstpage_image] =>[orig_patent_app_number] => 09925914
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/925914 | Method for manufacturing semiconductor memory device | Aug 8, 2001 | Issued |
Array
(
[id] => 5998681
[patent_doc_number] => 20020027934
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-03-07
[patent_title] => 'Semiconductor laser and method of fabricating the same'
[patent_app_type] => new
[patent_app_number] => 09/924604
[patent_app_country] => US
[patent_app_date] => 2001-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8606
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0027/20020027934.pdf
[firstpage_image] =>[orig_patent_app_number] => 09924604
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/924604 | Method of fabricating semiconductor laser for preventing turn-on of pnpn thyrister | Aug 8, 2001 | Issued |
Array
(
[id] => 6447217
[patent_doc_number] => 20020177278
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-28
[patent_title] => 'Method of fabricating mask read only memory'
[patent_app_type] => new
[patent_app_number] => 09/924323
[patent_app_country] => US
[patent_app_date] => 2001-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1283
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20020177278.pdf
[firstpage_image] =>[orig_patent_app_number] => 09924323
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/924323 | Method of fabricating mask read only memory | Aug 7, 2001 | Issued |
Array
(
[id] => 7631415
[patent_doc_number] => 06635517
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-10-21
[patent_title] => 'Use of disposable spacer to introduce gettering in SOI layer'
[patent_app_type] => B2
[patent_app_number] => 09/924014
[patent_app_country] => US
[patent_app_date] => 2001-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3524
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 15
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/635/06635517.pdf
[firstpage_image] =>[orig_patent_app_number] => 09924014
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/924014 | Use of disposable spacer to introduce gettering in SOI layer | Aug 6, 2001 | Issued |
Array
(
[id] => 1399685
[patent_doc_number] => 06537924
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-03-25
[patent_title] => 'Method of chemically growing a thin film in a gas phase on a silicon semiconductor substrate'
[patent_app_type] => B2
[patent_app_number] => 09/921893
[patent_app_country] => US
[patent_app_date] => 2001-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3859
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/537/06537924.pdf
[firstpage_image] =>[orig_patent_app_number] => 09921893
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/921893 | Method of chemically growing a thin film in a gas phase on a silicon semiconductor substrate | Aug 5, 2001 | Issued |
Array
(
[id] => 6365960
[patent_doc_number] => 20020117706
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-29
[patent_title] => 'Non-volatile semiconductor memory device and method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 09/921913
[patent_app_country] => US
[patent_app_date] => 2001-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 8814
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0117/20020117706.pdf
[firstpage_image] =>[orig_patent_app_number] => 09921913
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/921913 | Non-volatile semiconductor memory device and method of manufacturing the same | Aug 5, 2001 | Issued |
Array
(
[id] => 6129991
[patent_doc_number] => 20020076849
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-06-20
[patent_title] => 'Focusing cup on a folded frame for surface mount optoelectric semiconductor package'
[patent_app_type] => new
[patent_app_number] => 09/921253
[patent_app_country] => US
[patent_app_date] => 2001-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 1988
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0076/20020076849.pdf
[firstpage_image] =>[orig_patent_app_number] => 09921253
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/921253 | Focusing cup on a folded frame for surface mount optoelectric semiconductor package | Aug 2, 2001 | Issued |
Array
(
[id] => 1578144
[patent_doc_number] => 06448142
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-10
[patent_title] => 'Method for fabricating a metal oxide semiconductor transistor'
[patent_app_type] => B1
[patent_app_number] => 09/922255
[patent_app_country] => US
[patent_app_date] => 2001-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 1345
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/448/06448142.pdf
[firstpage_image] =>[orig_patent_app_number] => 09922255
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/922255 | Method for fabricating a metal oxide semiconductor transistor | Aug 2, 2001 | Issued |
Array
(
[id] => 1254337
[patent_doc_number] => 06670693
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-12-30
[patent_title] => 'Laser synthesized wide-bandgap semiconductor electronic devices and circuits'
[patent_app_type] => B1
[patent_app_number] => 09/921545
[patent_app_country] => US
[patent_app_date] => 2001-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 5173
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/670/06670693.pdf
[firstpage_image] =>[orig_patent_app_number] => 09921545
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/921545 | Laser synthesized wide-bandgap semiconductor electronic devices and circuits | Aug 2, 2001 | Issued |
Array
(
[id] => 6716055
[patent_doc_number] => 20030027403
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-06
[patent_title] => 'Method for forming sacrificial oxide layer'
[patent_app_type] => new
[patent_app_number] => 09/920634
[patent_app_country] => US
[patent_app_date] => 2001-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1488
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0027/20030027403.pdf
[firstpage_image] =>[orig_patent_app_number] => 09920634
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/920634 | Method for forming sacrificial oxide layer | Aug 2, 2001 | Abandoned |
Array
(
[id] => 7101410
[patent_doc_number] => 20050104136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-05-19
[patent_title] => 'Electrochromic device based on nanocrystalline materials'
[patent_app_type] => utility
[patent_app_number] => 10/343718
[patent_app_country] => US
[patent_app_date] => 2001-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3942
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20050104136.pdf
[firstpage_image] =>[orig_patent_app_number] => 10343718
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/343718 | Electrochromic device based on nanocrystalline materials | Aug 1, 2001 | Issued |