Long Pham

Array ( [id] => 4235294 [patent_doc_number] => 06165852 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-26 [patent_title] => 'Method of fabricating integration of high-voltage devices and low-voltage devices' [patent_app_type] => 1 [patent_app_number] => 9/557343 [patent_app_country] => US [patent_app_date] => 2000-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2556 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 17 [patent_words_short_claim] => 17 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/165/06165852.pdf [firstpage_image] =>[orig_patent_app_number] => 557343 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1440946 [patent_doc_number] => 06335215 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-01 [patent_title] => 'Self-alignment method of making' [patent_app_type] => B1 [patent_app_number] => 09/556894 [patent_app_country] => US [patent_app_date] => 2000-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 18 [patent_no_of_words] => 3993 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/335/06335215.pdf [firstpage_image] =>[orig_patent_app_number] => 09556894 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7076915 [patent_doc_number] => 20010040259 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-15 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 09/548123 [patent_app_country] => US [patent_app_date] => 2000-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 8995 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0040/20010040259.pdf [firstpage_image] =>[orig_patent_app_number] => 09548123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4377116 [patent_doc_number] => 06303410 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-16 [patent_title] => 'Methods of forming power semiconductor devices having T-shaped gate electrodes' [patent_app_type] => 1 [patent_app_number] => 9/547544 [patent_app_country] => US [patent_app_date] => 2000-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3799 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/303/06303410.pdf [firstpage_image] =>[orig_patent_app_number] => 547544 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1477577 [patent_doc_number] => 06344370 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-05 [patent_title] => 'Method for fabricating detection element and method for fabricating two-dimensional image detector using detection element' [patent_app_type] => B1 [patent_app_number] => 09/543673 [patent_app_country] => US [patent_app_date] => 2000-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8749 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/344/06344370.pdf [firstpage_image] =>[orig_patent_app_number] => 09543673 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1367053 [patent_doc_number] => 06566204 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-20 [patent_title] => 'Use of mask shadowing and angled implantation in fabricating asymmetrical field-effect transistors' [patent_app_type] => B1 [patent_app_number] => 09/540734 [patent_app_country] => US [patent_app_date] => 2000-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 49 [patent_no_of_words] => 22876 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 249 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/566/06566204.pdf [firstpage_image] =>[orig_patent_app_number] => 09540734 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4289849 [patent_doc_number] => 06235600 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-22 [patent_title] => 'Method for improving hot carrier lifetime via a nitrogen implantation procedure performed before or after a teos liner deposition' [patent_app_type] => 1 [patent_app_number] => 9/531403 [patent_app_country] => US [patent_app_date] => 2000-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2494 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/235/06235600.pdf [firstpage_image] =>[orig_patent_app_number] => 531403 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4364137 [patent_doc_number] => 06191433 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-20 [patent_title] => 'OLED display device and method for patterning cathodes of the device' [patent_app_type] => 1 [patent_app_number] => 9/528413 [patent_app_country] => US [patent_app_date] => 2000-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 20 [patent_no_of_words] => 4142 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/191/06191433.pdf [firstpage_image] =>[orig_patent_app_number] => 528413 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4249439 [patent_doc_number] => 06207483 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-27 [patent_title] => 'Method for smoothing polysilicon gate structures in CMOS devices' [patent_app_type] => 1 [patent_app_number] => 9/527183 [patent_app_country] => US [patent_app_date] => 2000-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1975 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/207/06207483.pdf [firstpage_image] =>[orig_patent_app_number] => 527183 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4380903 [patent_doc_number] => 06261889 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-17 [patent_title] => 'Manufacturing method of semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/525904 [patent_app_country] => US [patent_app_date] => 2000-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8182 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/261/06261889.pdf [firstpage_image] =>[orig_patent_app_number] => 525904 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4302619 [patent_doc_number] => 06251780 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-26 [patent_title] => 'Method for fabricating thin film at high temperature' [patent_app_type] => 1 [patent_app_number] => 9/524394 [patent_app_country] => US [patent_app_date] => 2000-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 2580 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/251/06251780.pdf [firstpage_image] =>[orig_patent_app_number] => 524394 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4336550 [patent_doc_number] => 06333242 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-25 [patent_title] => 'Method of fabricating semiconductor device without having grooves at edge portions of STI' [patent_app_type] => 1 [patent_app_number] => 9/522944 [patent_app_country] => US [patent_app_date] => 2000-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 15 [patent_no_of_words] => 3240 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/333/06333242.pdf [firstpage_image] =>[orig_patent_app_number] => 522944 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1494145 [patent_doc_number] => 06342404 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-29 [patent_title] => 'Group III nitride compound semiconductor device and method for producing' [patent_app_type] => B1 [patent_app_number] => 09/522833 [patent_app_country] => US [patent_app_date] => 2000-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 7316 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/342/06342404.pdf [firstpage_image] =>[orig_patent_app_number] => 09522833 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7640342 [patent_doc_number] => 06395572 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-28 [patent_title] => 'Method of producing semiconductor light-emitting element' [patent_app_type] => B1 [patent_app_number] => 09/518504 [patent_app_country] => US [patent_app_date] => 2000-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2863 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 15 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/395/06395572.pdf [firstpage_image] =>[orig_patent_app_number] => 09518504 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1433334 [patent_doc_number] => 06340624 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-22 [patent_title] => 'Method of forming a circuitry isolation region within a semiconductive wafer' [patent_app_type] => B1 [patent_app_number] => 09/518558 [patent_app_country] => US [patent_app_date] => 2000-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 2275 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/340/06340624.pdf [firstpage_image] =>[orig_patent_app_number] => 09518558 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4410728 [patent_doc_number] => 06271565 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'Asymmetrical field effect transistor' [patent_app_type] => 1 [patent_app_number] => 9/516544 [patent_app_country] => US [patent_app_date] => 2000-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3422 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/271/06271565.pdf [firstpage_image] =>[orig_patent_app_number] => 516544 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4420121 [patent_doc_number] => 06225169 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-01 [patent_title] => 'High density plasma nitridation as diffusion barrier and interface defect densities reduction for gate dielectric' [patent_app_type] => 1 [patent_app_number] => 9/512193 [patent_app_country] => US [patent_app_date] => 2000-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1861 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/225/06225169.pdf [firstpage_image] =>[orig_patent_app_number] => 512193 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4328791 [patent_doc_number] => 06312981 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-06 [patent_title] => 'Method for manufacturing semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/511045 [patent_app_country] => US [patent_app_date] => 2000-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 85 [patent_no_of_words] => 15402 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/312/06312981.pdf [firstpage_image] =>[orig_patent_app_number] => 511045 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4408745 [patent_doc_number] => 06228720 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-08 [patent_title] => 'Method for making insulated-gate semiconductor element' [patent_app_type] => 1 [patent_app_number] => 9/507714 [patent_app_country] => US [patent_app_date] => 2000-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 5001 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/228/06228720.pdf [firstpage_image] =>[orig_patent_app_number] => 507714 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4408422 [patent_doc_number] => 06300208 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-09 [patent_title] => 'Methods for annealing an integrated device using a radiant energy absorber layer' [patent_app_type] => 1 [patent_app_number] => 9/505264 [patent_app_country] => US [patent_app_date] => 2000-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4625 [patent_no_of_claims] => 55 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/300/06300208.pdf [firstpage_image] =>[orig_patent_app_number] => 505264 [rel_patent_id] =>[rel_patent_doc_number] =>)