Long Pham

Array ( [id] => 3785952 [patent_doc_number] => 05840603 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-24 [patent_title] => 'Method for fabrication BiCMOS integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/915405 [patent_app_country] => US [patent_app_date] => 1997-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 29 [patent_no_of_words] => 5348 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/840/05840603.pdf [firstpage_image] =>[orig_patent_app_number] => 915405 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3832349 [patent_doc_number] => 05814548 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-29 [patent_title] => 'Process for making n-channel or p-channel permeable base transistor with a plurality layers' [patent_app_type] => 1 [patent_app_number] => 8/914496 [patent_app_country] => US [patent_app_date] => 1997-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3025 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/814/05814548.pdf [firstpage_image] =>[orig_patent_app_number] => 914496 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3993764 [patent_doc_number] => 05985722 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-16 [patent_title] => 'Method of fabricating electrostatic discharge device' [patent_app_type] => 1 [patent_app_number] => 8/910247 [patent_app_country] => US [patent_app_date] => 1997-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 6121 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/985/05985722.pdf [firstpage_image] =>[orig_patent_app_number] => 910247 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4011770 [patent_doc_number] => 05879960 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-09 [patent_title] => 'Manufacturing method of thin film diode for liquid crystal display device' [patent_app_type] => 1 [patent_app_number] => 8/910107 [patent_app_country] => US [patent_app_date] => 1997-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 64 [patent_no_of_words] => 14815 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/879/05879960.pdf [firstpage_image] =>[orig_patent_app_number] => 910107 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4005064 [patent_doc_number] => 05888761 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-30 [patent_title] => 'Etching method for forming air bridge pattern on silicon substrate' [patent_app_type] => 1 [patent_app_number] => 8/909820 [patent_app_country] => US [patent_app_date] => 1997-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 42 [patent_no_of_words] => 5041 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/888/05888761.pdf [firstpage_image] =>[orig_patent_app_number] => 909820 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4000825 [patent_doc_number] => 05858850 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-12 [patent_title] => 'Process of fabricating integrated heterojunction bipolar device and MIS capacitor' [patent_app_type] => 1 [patent_app_number] => 8/909813 [patent_app_country] => US [patent_app_date] => 1997-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 65 [patent_no_of_words] => 13471 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/858/05858850.pdf [firstpage_image] =>[orig_patent_app_number] => 909813 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3980317 [patent_doc_number] => 05910012 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-08 [patent_title] => 'Waveguide type semiconductor photodetecting device method for fabricating' [patent_app_type] => 1 [patent_app_number] => 8/904358 [patent_app_country] => US [patent_app_date] => 1997-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 29 [patent_no_of_words] => 5936 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/910/05910012.pdf [firstpage_image] =>[orig_patent_app_number] => 904358 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4185313 [patent_doc_number] => 06093586 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-25 [patent_title] => 'Method of manufacturing a semiconductor device and a process of manufacturing a thin film transistor' [patent_app_type] => 1 [patent_app_number] => 8/902069 [patent_app_country] => US [patent_app_date] => 1997-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 4932 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/093/06093586.pdf [firstpage_image] =>[orig_patent_app_number] => 902069 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3952990 [patent_doc_number] => 05940711 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-17 [patent_title] => 'Method for making high-frequency bipolar transistor' [patent_app_type] => 1 [patent_app_number] => 8/901709 [patent_app_country] => US [patent_app_date] => 1997-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 5636 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/940/05940711.pdf [firstpage_image] =>[orig_patent_app_number] => 901709 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4070508 [patent_doc_number] => 05970347 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-19 [patent_title] => 'High performance mosfet transistor fabrication technique' [patent_app_type] => 1 [patent_app_number] => 8/896400 [patent_app_country] => US [patent_app_date] => 1997-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 4492 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/970/05970347.pdf [firstpage_image] =>[orig_patent_app_number] => 896400 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4042127 [patent_doc_number] => 05874328 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-23 [patent_title] => 'Reverse CMOS method for dual isolation semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/886131 [patent_app_country] => US [patent_app_date] => 1997-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3927 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/874/05874328.pdf [firstpage_image] =>[orig_patent_app_number] => 886131 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4057137 [patent_doc_number] => 05863839 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-26 [patent_title] => 'Silicon and polycide plasma etch appplications by use of silicon-containing compounds' [patent_app_type] => 1 [patent_app_number] => 8/883760 [patent_app_country] => US [patent_app_date] => 1997-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 2060 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/863/05863839.pdf [firstpage_image] =>[orig_patent_app_number] => 883760 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4030834 [patent_doc_number] => 05963798 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-05 [patent_title] => 'Fabrication method of CMOS device having buried implanted layers for lateral isolation (BILLI)' [patent_app_type] => 1 [patent_app_number] => 8/882485 [patent_app_country] => US [patent_app_date] => 1997-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 2463 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/963/05963798.pdf [firstpage_image] =>[orig_patent_app_number] => 882485 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3781737 [patent_doc_number] => 05821134 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-13 [patent_title] => 'Method of manufacturing an optoelectronic device' [patent_app_type] => 1 [patent_app_number] => 8/882309 [patent_app_country] => US [patent_app_date] => 1997-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 1495 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/821/05821134.pdf [firstpage_image] =>[orig_patent_app_number] => 882309 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3815052 [patent_doc_number] => 05770474 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-23 [patent_title] => 'Method of fabricating laser diode' [patent_app_type] => 1 [patent_app_number] => 8/882179 [patent_app_country] => US [patent_app_date] => 1997-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 1713 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/770/05770474.pdf [firstpage_image] =>[orig_patent_app_number] => 882179 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4038830 [patent_doc_number] => 05926704 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-20 [patent_title] => 'Efficient method for fabricating P-wells and N-wells' [patent_app_type] => 1 [patent_app_number] => 8/879558 [patent_app_country] => US [patent_app_date] => 1997-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 28 [patent_no_of_words] => 4014 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/926/05926704.pdf [firstpage_image] =>[orig_patent_app_number] => 879558 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3804534 [patent_doc_number] => 05830788 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-03 [patent_title] => 'Method for forming complementary MOS device having asymmetric region in channel region' [patent_app_type] => 1 [patent_app_number] => 8/879579 [patent_app_country] => US [patent_app_date] => 1997-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 19 [patent_no_of_words] => 19397 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 338 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/830/05830788.pdf [firstpage_image] =>[orig_patent_app_number] => 879579 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4023573 [patent_doc_number] => 05882951 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-16 [patent_title] => 'Method for making InP-based lasers with reduced blue shifts' [patent_app_type] => 1 [patent_app_number] => 8/878018 [patent_app_country] => US [patent_app_date] => 1997-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3821 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/882/05882951.pdf [firstpage_image] =>[orig_patent_app_number] => 878018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4009215 [patent_doc_number] => 05920773 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-06 [patent_title] => 'Method for making integrated heterojunction bipolar/high electron mobility transistor' [patent_app_type] => 1 [patent_app_number] => 8/876277 [patent_app_country] => US [patent_app_date] => 1997-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4054 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/920/05920773.pdf [firstpage_image] =>[orig_patent_app_number] => 876277 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3786090 [patent_doc_number] => 05840613 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-24 [patent_title] => 'Fabrication method for semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/873357 [patent_app_country] => US [patent_app_date] => 1997-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 42 [patent_no_of_words] => 10597 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/840/05840613.pdf [firstpage_image] =>[orig_patent_app_number] => 873357 [rel_patent_id] =>[rel_patent_doc_number] =>)