Long Pham

Array ( [id] => 2789331 [patent_doc_number] => 05102809 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-04-07 [patent_title] => 'SOI BICMOS process' [patent_app_type] => 1 [patent_app_number] => 7/595505 [patent_app_country] => US [patent_app_date] => 1990-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 3156 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/102/05102809.pdf [firstpage_image] =>[orig_patent_app_number] => 595505 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2889454 [patent_doc_number] => 05210043 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-05-11 [patent_title] => 'Process for producing semiconductor device' [patent_app_type] => 1 [patent_app_number] => 7/588553 [patent_app_country] => US [patent_app_date] => 1990-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2164 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/210/05210043.pdf [firstpage_image] =>[orig_patent_app_number] => 588553 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2875721 [patent_doc_number] => 05118634 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-06-02 [patent_title] => 'Self-aligned integrated circuit bipolar transistor having monocrystalline contacts' [patent_app_type] => 1 [patent_app_number] => 7/588613 [patent_app_country] => US [patent_app_date] => 1990-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 25 [patent_no_of_words] => 5279 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/118/05118634.pdf [firstpage_image] =>[orig_patent_app_number] => 588613 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2712597 [patent_doc_number] => 05010018 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-04-23 [patent_title] => 'Method for forming Schottky photodiodes' [patent_app_type] => 1 [patent_app_number] => 7/586920 [patent_app_country] => US [patent_app_date] => 1990-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 1966 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/010/05010018.pdf [firstpage_image] =>[orig_patent_app_number] => 586920 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2851317 [patent_doc_number] => 05089437 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-02-18 [patent_title] => 'Semiconductor laser manufacturing method' [patent_app_type] => 1 [patent_app_number] => 7/586197 [patent_app_country] => US [patent_app_date] => 1990-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 17 [patent_no_of_words] => 6107 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 263 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/089/05089437.pdf [firstpage_image] =>[orig_patent_app_number] => 586197 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2800647 [patent_doc_number] => 05124270 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-06-23 [patent_title] => 'Bipolar transistor having external base region' [patent_app_type] => 1 [patent_app_number] => 7/584443 [patent_app_country] => US [patent_app_date] => 1990-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 3254 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/124/05124270.pdf [firstpage_image] =>[orig_patent_app_number] => 584443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3410142 [patent_doc_number] => 05460984 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-24 [patent_title] => 'Method of manufacturing a semi conductor device having a second well formed within a first well' [patent_app_type] => 1 [patent_app_number] => 7/580319 [patent_app_country] => US [patent_app_date] => 1990-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 17 [patent_no_of_words] => 2067 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/460/05460984.pdf [firstpage_image] =>[orig_patent_app_number] => 580319 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2802296 [patent_doc_number] => 05145794 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-09-08 [patent_title] => 'Formation of shallow junction by implantation of dopant into partially crystalline disordered region' [patent_app_type] => 1 [patent_app_number] => 7/578117 [patent_app_country] => US [patent_app_date] => 1990-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 25 [patent_no_of_words] => 9267 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/145/05145794.pdf [firstpage_image] =>[orig_patent_app_number] => 578117 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2694244 [patent_doc_number] => 05007149 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-04-16 [patent_title] => 'Method for manufacturing a solid electrolyte capacitor in a chip structure' [patent_app_type] => 1 [patent_app_number] => 7/574796 [patent_app_country] => US [patent_app_date] => 1990-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1405 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/007/05007149.pdf [firstpage_image] =>[orig_patent_app_number] => 574796 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2725757 [patent_doc_number] => 05020200 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-06-04 [patent_title] => 'Apparatus for treating a wafer surface' [patent_app_type] => 1 [patent_app_number] => 7/574164 [patent_app_country] => US [patent_app_date] => 1990-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 4507 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/020/05020200.pdf [firstpage_image] =>[orig_patent_app_number] => 574164 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2747755 [patent_doc_number] => 05030580 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-07-09 [patent_title] => 'Method for producing a silicon carbide semiconductor device' [patent_app_type] => 1 [patent_app_number] => 7/574487 [patent_app_country] => US [patent_app_date] => 1990-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 11 [patent_no_of_words] => 3369 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/030/05030580.pdf [firstpage_image] =>[orig_patent_app_number] => 574487 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2699614 [patent_doc_number] => 05067989 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-11-26 [patent_title] => 'Single crystal silicon' [patent_app_type] => 1 [patent_app_number] => 7/570680 [patent_app_country] => US [patent_app_date] => 1990-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2562 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/067/05067989.pdf [firstpage_image] =>[orig_patent_app_number] => 570680 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2871136 [patent_doc_number] => 05091322 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-02-25 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 7/572136 [patent_app_country] => US [patent_app_date] => 1990-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 4278 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/091/05091322.pdf [firstpage_image] =>[orig_patent_app_number] => 572136 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2708254 [patent_doc_number] => 05017512 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-05-21 [patent_title] => 'Wafer having a dicing area having a step region covered with a conductive layer and method of manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 7/568930 [patent_app_country] => US [patent_app_date] => 1990-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 24 [patent_no_of_words] => 3074 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/017/05017512.pdf [firstpage_image] =>[orig_patent_app_number] => 568930 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2866288 [patent_doc_number] => 05096840 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-03-17 [patent_title] => 'Method of making a polysilicon emitter bipolar transistor' [patent_app_type] => 1 [patent_app_number] => 7/567835 [patent_app_country] => US [patent_app_date] => 1990-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2680 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 288 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/096/05096840.pdf [firstpage_image] =>[orig_patent_app_number] => 567835 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2734585 [patent_doc_number] => 05077227 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-12-31 [patent_title] => 'Semiconductor device and method for fabricating the same' [patent_app_type] => 1 [patent_app_number] => 7/564701 [patent_app_country] => US [patent_app_date] => 1990-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 24 [patent_no_of_words] => 5537 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/077/05077227.pdf [firstpage_image] =>[orig_patent_app_number] => 564701 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2803675 [patent_doc_number] => 05114868 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-05-19 [patent_title] => 'Manufacturing method of well region in coms intergrated circuit' [patent_app_type] => 1 [patent_app_number] => 7/561191 [patent_app_country] => US [patent_app_date] => 1990-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 7093 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/114/05114868.pdf [firstpage_image] =>[orig_patent_app_number] => 561191 [rel_patent_id] =>[rel_patent_doc_number] =>)