
Long Pham
Examiner (ID: 5269, Phone: (571)272-1714 , Office: P/2814 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2822, 2899, 2897, 2823, 1107, 2814, 2812, 1763 |
| Total Applications | 3774 |
| Issued Applications | 3306 |
| Pending Applications | 160 |
| Abandoned Applications | 335 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19484164
[patent_doc_number] => 20240332206
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => SEMICONDUCTOR DEVICE WITH SELF-ALIGNED WAVEGUIDE AND METHOD THEREFOR
[patent_app_type] => utility
[patent_app_number] => 18/739424
[patent_app_country] => US
[patent_app_date] => 2024-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5816
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18739424
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/739424 | Semiconductor device with self-aligned waveguide and method therefor | Jun 10, 2024 | Issued |
Array
(
[id] => 20411364
[patent_doc_number] => 20250380474
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-11
[patent_title] => BACKSIDE SOURCE/DRAIN CONTACTS WITHOUT INNER SPACERS
[patent_app_type] => utility
[patent_app_number] => 18/738481
[patent_app_country] => US
[patent_app_date] => 2024-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18738481
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/738481 | BACKSIDE SOURCE/DRAIN CONTACTS WITHOUT INNER SPACERS | Jun 9, 2024 | Pending |
Array
(
[id] => 19484158
[patent_doc_number] => 20240332200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/737527
[patent_app_country] => US
[patent_app_date] => 2024-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8454
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18737527
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/737527 | Semiconductor package | Jun 6, 2024 | Issued |
Array
(
[id] => 20354671
[patent_doc_number] => 20250351523
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-13
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/736599
[patent_app_country] => US
[patent_app_date] => 2024-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18736599
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/736599 | SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME | Jun 6, 2024 | Pending |
Array
(
[id] => 19463909
[patent_doc_number] => 20240317578
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => MEMS DEVICE AND MANUFACTURING METHOD OF MEMS DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/735274
[patent_app_country] => US
[patent_app_date] => 2024-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19264
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18735274
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/735274 | MEMS DEVICE AND MANUFACTURING METHOD OF MEMS DEVICE | Jun 5, 2024 | Pending |
Array
(
[id] => 20399221
[patent_doc_number] => 20250374696
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-04
[patent_title] => SINGLE PHOTON AVALANCHE DIODE FOR EXTREME ULTRAVIOLET PHOTON DETECTION AND RELATED METHODS
[patent_app_type] => utility
[patent_app_number] => 18/679046
[patent_app_country] => US
[patent_app_date] => 2024-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9301
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18679046
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/679046 | SINGLE PHOTON AVALANCHE DIODE FOR EXTREME ULTRAVIOLET PHOTON DETECTION AND RELATED METHODS | May 29, 2024 | Pending |
Array
(
[id] => 20053885
[patent_doc_number] => 20250192107
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-12
[patent_title] => SYSTEMS AND METHODS FOR HIGH BANDWIDTH MEMORY CONFIGURATIONS
[patent_app_type] => utility
[patent_app_number] => 18/679410
[patent_app_country] => US
[patent_app_date] => 2024-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9561
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18679410
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/679410 | SYSTEMS AND METHODS FOR HIGH BANDWIDTH MEMORY CONFIGURATIONS | May 29, 2024 | Pending |
Array
(
[id] => 20259082
[patent_doc_number] => 12431447
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-30
[patent_title] => Semiconductor device having a passivation layer
[patent_app_type] => utility
[patent_app_number] => 18/678306
[patent_app_country] => US
[patent_app_date] => 2024-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18678306
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/678306 | Semiconductor device having a passivation layer | May 29, 2024 | Issued |
Array
(
[id] => 20822222
[patent_doc_number] => 12677713
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-07-07
[patent_title] => Semiconductor package
[patent_app_type] => utility
[patent_app_number] => 18/669118
[patent_app_country] => US
[patent_app_date] => 2024-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 10281
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18669118
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/669118 | Semiconductor package | May 19, 2024 | Issued |
Array
(
[id] => 20369508
[patent_doc_number] => 20250359320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-20
[patent_title] => STACKED TRANSISTORS WITH VERTICALLY STAGGERED CONTACT VIAS
[patent_app_type] => utility
[patent_app_number] => 18/664926
[patent_app_country] => US
[patent_app_date] => 2024-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6110
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18664926
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/664926 | STACKED TRANSISTORS WITH VERTICALLY STAGGERED CONTACT VIAS | May 14, 2024 | Pending |
Array
(
[id] => 19760314
[patent_doc_number] => 20250048879
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-06
[patent_title] => DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/664143
[patent_app_country] => US
[patent_app_date] => 2024-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22327
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18664143
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/664143 | DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME | May 13, 2024 | Pending |
Array
(
[id] => 20352811
[patent_doc_number] => 20250349663
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-13
[patent_title] => HEAT SPREADER STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/662384
[patent_app_country] => US
[patent_app_date] => 2024-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1043
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18662384
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/662384 | HEAT SPREADER STRUCTURE | May 12, 2024 | Pending |
Array
(
[id] => 20360219
[patent_doc_number] => 12476225
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-18
[patent_title] => Semiconductor package and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 18/655932
[patent_app_country] => US
[patent_app_date] => 2024-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 9286
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18655932
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/655932 | Semiconductor package and method of fabricating the same | May 5, 2024 | Issued |
Array
(
[id] => 19392823
[patent_doc_number] => 20240282693
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => PACKAGE SUBSTRATE HAVING POROUS DIELECTRIC LAYER
[patent_app_type] => utility
[patent_app_number] => 18/648599
[patent_app_country] => US
[patent_app_date] => 2024-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5298
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18648599
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/648599 | Package substrate having porous dielectric layer | Apr 28, 2024 | Issued |
Array
(
[id] => 19384648
[patent_doc_number] => 20240274518
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => SEMICONDUCTOR PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/645786
[patent_app_country] => US
[patent_app_date] => 2024-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8419
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18645786
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/645786 | Semiconductor package structure | Apr 24, 2024 | Issued |
Array
(
[id] => 19619315
[patent_doc_number] => 20240404995
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => APPARATUS INCLUDING SELECTABLE CIRCUIT PLACEMENT MECHANISM AND METHODS OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/646688
[patent_app_country] => US
[patent_app_date] => 2024-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5157
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18646688
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/646688 | APPARATUS INCLUDING SELECTABLE CIRCUIT PLACEMENT MECHANISM AND METHODS OF MANUFACTURING THE SAME | Apr 24, 2024 | Pending |
Array
(
[id] => 20216166
[patent_doc_number] => 12412820
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-09
[patent_title] => Electronic package and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 18/644953
[patent_app_country] => US
[patent_app_date] => 2024-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 0
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 267
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18644953
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/644953 | Electronic package and manufacturing method thereof | Apr 23, 2024 | Issued |
Array
(
[id] => 20216165
[patent_doc_number] => 12412819
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-09
[patent_title] => Electronic package and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 18/643424
[patent_app_country] => US
[patent_app_date] => 2024-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 0
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18643424
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/643424 | Electronic package and manufacturing method thereof | Apr 22, 2024 | Issued |
Array
(
[id] => 19418703
[patent_doc_number] => 20240294826
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-05
[patent_title] => QUANTUM DOT LIGAND, QUANTUM DOT MATERIAL AND QUANTUM DOT LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/641809
[patent_app_country] => US
[patent_app_date] => 2024-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8217
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18641809
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/641809 | QUANTUM DOT LIGAND, QUANTUM DOT MATERIAL AND QUANTUM DOT LIGHT EMITTING DEVICE | Apr 21, 2024 | Pending |
Array
(
[id] => 20146790
[patent_doc_number] => 12381137
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-05
[patent_title] => Semiconductor device with composite middle interconnectors
[patent_app_type] => utility
[patent_app_number] => 18/637737
[patent_app_country] => US
[patent_app_date] => 2024-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 6386
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18637737
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/637737 | Semiconductor device with composite middle interconnectors | Apr 16, 2024 | Issued |