
Long Pham
Examiner (ID: 5269, Phone: (571)272-1714 , Office: P/2814 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2822, 2899, 2897, 2823, 1107, 2814, 2812, 1763 |
| Total Applications | 3774 |
| Issued Applications | 3306 |
| Pending Applications | 160 |
| Abandoned Applications | 335 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9869118
[patent_doc_number] => 08956889
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-17
[patent_title] => 'Method of testing through silicon VIAS (TSVs) of three dimensional integrated circuit (3DIC)'
[patent_app_type] => utility
[patent_app_number] => 13/800626
[patent_app_country] => US
[patent_app_date] => 2013-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 4802
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13800626
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/800626 | Method of testing through silicon VIAS (TSVs) of three dimensional integrated circuit (3DIC) | Mar 12, 2013 | Issued |
Array
(
[id] => 9965295
[patent_doc_number] => 09012912
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-21
[patent_title] => 'Wafers, panels, semiconductor devices, and glass treatment methods'
[patent_app_type] => utility
[patent_app_number] => 13/802484
[patent_app_country] => US
[patent_app_date] => 2013-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 5645
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13802484
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/802484 | Wafers, panels, semiconductor devices, and glass treatment methods | Mar 12, 2013 | Issued |
Array
(
[id] => 9729245
[patent_doc_number] => 20140264952
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'SUPPLEMENTING WIRE BONDS'
[patent_app_type] => utility
[patent_app_number] => 13/797324
[patent_app_country] => US
[patent_app_date] => 2013-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5764
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13797324
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/797324 | SUPPLEMENTING WIRE BONDS | Mar 11, 2013 | Abandoned |
Array
(
[id] => 9729235
[patent_doc_number] => 20140264942
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'SEMICONDUCTOR DEVICE CHANNELS'
[patent_app_type] => utility
[patent_app_number] => 13/795721
[patent_app_country] => US
[patent_app_date] => 2013-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 2430
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13795721
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/795721 | Semiconductor device channels | Mar 11, 2013 | Issued |
Array
(
[id] => 9958626
[patent_doc_number] => 09006837
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-14
[patent_title] => 'Structure and method of Tinv scaling for high k metal gate technology'
[patent_app_type] => utility
[patent_app_number] => 13/793682
[patent_app_country] => US
[patent_app_date] => 2013-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 10390
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13793682
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/793682 | Structure and method of Tinv scaling for high k metal gate technology | Mar 10, 2013 | Issued |
Array
(
[id] => 8950694
[patent_doc_number] => 20130196475
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-01
[patent_title] => 'Transistor with Etching Stop Layer and Manufacturing Method Thereof'
[patent_app_type] => utility
[patent_app_number] => 13/794423
[patent_app_country] => US
[patent_app_date] => 2013-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3758
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13794423
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/794423 | Transistor with etching stop layer and manufacturing method thereof | Mar 10, 2013 | Issued |
Array
(
[id] => 10851587
[patent_doc_number] => 08878271
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-04
[patent_title] => 'Vertical access device and apparatuses having a body connection line, and related method of operating the same'
[patent_app_type] => utility
[patent_app_number] => 13/782792
[patent_app_country] => US
[patent_app_date] => 2013-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 9083
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13782792
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/782792 | Vertical access device and apparatuses having a body connection line, and related method of operating the same | Feb 28, 2013 | Issued |
Array
(
[id] => 8904253
[patent_doc_number] => 20130171756
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-04
[patent_title] => 'ORGANIC EL DISPLAY DEVICE AND MANUFACTURING METHOD OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/779138
[patent_app_country] => US
[patent_app_date] => 2013-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 21985
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13779138
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/779138 | Organic EL display device and manufacturing method of the same | Feb 26, 2013 | Issued |
Array
(
[id] => 10864427
[patent_doc_number] => 08890130
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-18
[patent_title] => 'Formation of conjugated polymers for solid-state devices'
[patent_app_type] => utility
[patent_app_number] => 13/772710
[patent_app_country] => US
[patent_app_date] => 2013-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 12735
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13772710
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/772710 | Formation of conjugated polymers for solid-state devices | Feb 20, 2013 | Issued |
Array
(
[id] => 10016248
[patent_doc_number] => 09059270
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-16
[patent_title] => 'Replacement gate MOSFET with raised source and drain'
[patent_app_type] => utility
[patent_app_number] => 13/772892
[patent_app_country] => US
[patent_app_date] => 2013-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6365
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13772892
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/772892 | Replacement gate MOSFET with raised source and drain | Feb 20, 2013 | Issued |
Array
(
[id] => 9474347
[patent_doc_number] => 20140131810
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-15
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/762935
[patent_app_country] => US
[patent_app_date] => 2013-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 7511
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13762935
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/762935 | SEMICONDUCTOR MEMORY DEVICE | Feb 7, 2013 | Abandoned |
Array
(
[id] => 9455695
[patent_doc_number] => 08716706
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-06
[patent_title] => 'Charge injection and transport layers'
[patent_app_type] => utility
[patent_app_number] => 13/753262
[patent_app_country] => US
[patent_app_date] => 2013-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 8639
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13753262
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/753262 | Charge injection and transport layers | Jan 28, 2013 | Issued |
Array
(
[id] => 10844447
[patent_doc_number] => 08871624
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-28
[patent_title] => 'Sealed air gap for semiconductor chip'
[patent_app_type] => utility
[patent_app_number] => 13/742916
[patent_app_country] => US
[patent_app_date] => 2013-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 3087
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13742916
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/742916 | Sealed air gap for semiconductor chip | Jan 15, 2013 | Issued |
Array
(
[id] => 8827439
[patent_doc_number] => 20130128484
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-23
[patent_title] => 'SOLDER IN CAVITY INTERCONNECTION STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 13/740698
[patent_app_country] => US
[patent_app_date] => 2013-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4262
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13740698
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/740698 | Solder in cavity interconnection structures | Jan 13, 2013 | Issued |
Array
(
[id] => 8825916
[patent_doc_number] => 20130126960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-23
[patent_title] => 'Semiconductor Device and Method of Manufacturing the Same'
[patent_app_type] => utility
[patent_app_number] => 13/740045
[patent_app_country] => US
[patent_app_date] => 2013-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 98
[patent_figures_cnt] => 98
[patent_no_of_words] => 57764
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13740045
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/740045 | Semiconductor device and method of manufacturing the same | Jan 10, 2013 | Issued |
Array
(
[id] => 9965301
[patent_doc_number] => 09012919
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-21
[patent_title] => 'III-V semiconductor structures and methods for forming the same'
[patent_app_type] => utility
[patent_app_number] => 13/738406
[patent_app_country] => US
[patent_app_date] => 2013-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 8350
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13738406
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/738406 | III-V semiconductor structures and methods for forming the same | Jan 9, 2013 | Issued |
Array
(
[id] => 10870873
[patent_doc_number] => 08896072
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-25
[patent_title] => 'Channel surface technique for fabrication of FinFET devices'
[patent_app_type] => utility
[patent_app_number] => 13/736546
[patent_app_country] => US
[patent_app_date] => 2013-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 4067
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13736546
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/736546 | Channel surface technique for fabrication of FinFET devices | Jan 7, 2013 | Issued |
Array
(
[id] => 9468833
[patent_doc_number] => 08722463
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-13
[patent_title] => 'Chip package and fabrication method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/734796
[patent_app_country] => US
[patent_app_date] => 2013-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 2887
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13734796
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/734796 | Chip package and fabrication method thereof | Jan 3, 2013 | Issued |
Array
(
[id] => 8788962
[patent_doc_number] => 20130105931
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-02
[patent_title] => 'SOLID-STATE IMAGING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/715696
[patent_app_country] => US
[patent_app_date] => 2012-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6025
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13715696
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/715696 | Solid-state imaging apparatus | Dec 13, 2012 | Issued |
Array
(
[id] => 9183759
[patent_doc_number] => 08623691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-07
[patent_title] => 'Solid state image pickup device and method of producing solid state image pickup device'
[patent_app_type] => utility
[patent_app_number] => 13/711215
[patent_app_country] => US
[patent_app_date] => 2012-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 18
[patent_no_of_words] => 8040
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13711215
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/711215 | Solid state image pickup device and method of producing solid state image pickup device | Dec 10, 2012 | Issued |