
Long Pham
Examiner (ID: 5269, Phone: (571)272-1714 , Office: P/2814 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2822, 2899, 2897, 2823, 1107, 2814, 2812, 1763 |
| Total Applications | 3774 |
| Issued Applications | 3306 |
| Pending Applications | 160 |
| Abandoned Applications | 335 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7706588
[patent_doc_number] => 20120001278
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-05
[patent_title] => 'SEMICONDUCTOR PHYSICAL QUANTITY SENSOR'
[patent_app_type] => utility
[patent_app_number] => 13/165827
[patent_app_country] => US
[patent_app_date] => 2011-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4253
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13165827
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/165827 | Semiconductor physical quantity sensor | Jun 21, 2011 | Issued |
Array
(
[id] => 7666901
[patent_doc_number] => 20110316170
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-29
[patent_title] => 'Wiring Substrate, Semiconductor Device, and Method for Manufacturing Wiring Substrate'
[patent_app_type] => utility
[patent_app_number] => 13/166083
[patent_app_country] => US
[patent_app_date] => 2011-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 9319
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13166083
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/166083 | Wiring substrate, semiconductor device, and method for manufacturing wiring substrate | Jun 21, 2011 | Issued |
Array
(
[id] => 8563761
[patent_doc_number] => 20120326331
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-27
[patent_title] => 'INTEGRATED CIRCUIT PACKAGING SYSTEM WITH VERTICAL INTERCONNECTS AND METHOD OF MANUFACTURE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/166802
[patent_app_country] => US
[patent_app_date] => 2011-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 13560
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13166802
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/166802 | Integrated circuit packaging system with vertical interconnects and method of manufacture thereof | Jun 21, 2011 | Issued |
Array
(
[id] => 9010005
[patent_doc_number] => 08525306
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-03
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/165997
[patent_app_country] => US
[patent_app_date] => 2011-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 42
[patent_no_of_words] => 10414
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 609
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13165997
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/165997 | Semiconductor device and method of manufacturing the same | Jun 21, 2011 | Issued |
Array
(
[id] => 8563751
[patent_doc_number] => 20120326322
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-27
[patent_title] => 'CHIP PACKAGE WITH REINFORCED POSITIVE ALIGNMENT FEATURES'
[patent_app_type] => utility
[patent_app_number] => 13/165599
[patent_app_country] => US
[patent_app_date] => 2011-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4153
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13165599
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/165599 | Chip package with reinforced positive alignment features | Jun 20, 2011 | Issued |
Array
(
[id] => 8563617
[patent_doc_number] => 20120326188
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-27
[patent_title] => 'REFLECTIVE POCKETS IN LED MOUNTING'
[patent_app_type] => utility
[patent_app_number] => 13/165752
[patent_app_country] => US
[patent_app_date] => 2011-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3200
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13165752
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/165752 | Reflective pockets in LED mounting | Jun 20, 2011 | Issued |
Array
(
[id] => 8802735
[patent_doc_number] => 08441010
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-14
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/164806
[patent_app_country] => US
[patent_app_date] => 2011-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 32
[patent_no_of_words] => 14607
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13164806
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/164806 | Semiconductor device | Jun 20, 2011 | Issued |
Array
(
[id] => 8563703
[patent_doc_number] => 20120326274
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-27
[patent_title] => 'SEMICONDUCTOR STRUCTURE HAVING AN INTEGRATED QUADRUPLE-WALL CAPACITOR FOR EMBEDDED DYNAMIC RANDOM ACCESS MEMORY (EDRAM) AND METHOD TO FORM THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/165615
[patent_app_country] => US
[patent_app_date] => 2011-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7596
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13165615
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/165615 | Semiconductor structure having an integrated quadruple-wall capacitor for embedded dynamic random access memory (eDRAM) and method to form the same | Jun 20, 2011 | Issued |
Array
(
[id] => 9523970
[patent_doc_number] => 08748233
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-10
[patent_title] => 'Integrated circuit packaging system with underfill and method of manufacture thereof'
[patent_app_type] => utility
[patent_app_number] => 13/165658
[patent_app_country] => US
[patent_app_date] => 2011-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 4051
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13165658
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/165658 | Integrated circuit packaging system with underfill and method of manufacture thereof | Jun 20, 2011 | Issued |
Array
(
[id] => 7666710
[patent_doc_number] => 20110315979
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-29
[patent_title] => 'TRANSISTOR AND SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/164296
[patent_app_country] => US
[patent_app_date] => 2011-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 9755
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13164296
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/164296 | Transistor and semiconductor device | Jun 19, 2011 | Issued |
Array
(
[id] => 7717169
[patent_doc_number] => 20120007223
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-12
[patent_title] => 'Power Semiconductor Element With Two-Stage Impurity Concentration Profile'
[patent_app_type] => utility
[patent_app_number] => 13/164643
[patent_app_country] => US
[patent_app_date] => 2011-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2898
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20120007223.pdf
[firstpage_image] =>[orig_patent_app_number] => 13164643
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/164643 | Power semiconductor element with two-stage impurity concentration profile | Jun 19, 2011 | Issued |
Array
(
[id] => 8049623
[patent_doc_number] => 20120074545
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-29
[patent_title] => 'THIN FLIP CHIP PACKAGE STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 13/163877
[patent_app_country] => US
[patent_app_date] => 2011-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2122
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0074/20120074545.pdf
[firstpage_image] =>[orig_patent_app_number] => 13163877
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/163877 | Thin flip chip package structure | Jun 19, 2011 | Issued |
Array
(
[id] => 7660058
[patent_doc_number] => 20110309327
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-22
[patent_title] => 'LIGHT EMITTING DEVICE, METHOD FOR FABRICATING LIGHT EMITTING DEVICE, LIGHT EMITTING DEVICE PACKAGE, AND LIGHTING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/164471
[patent_app_country] => US
[patent_app_date] => 2011-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10471
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0309/20110309327.pdf
[firstpage_image] =>[orig_patent_app_number] => 13164471
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/164471 | Light emitting device, method for fabricating light emitting device, light emitting device package, and lighting system | Jun 19, 2011 | Issued |
Array
(
[id] => 7660607
[patent_doc_number] => 20110309876
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-22
[patent_title] => 'THIN FILM TRANSISTOR AND DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/155118
[patent_app_country] => US
[patent_app_date] => 2011-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7964
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0309/20110309876.pdf
[firstpage_image] =>[orig_patent_app_number] => 13155118
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/155118 | Thin film transistor and display device | Jun 6, 2011 | Issued |
Array
(
[id] => 7480790
[patent_doc_number] => 20110233671
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-29
[patent_title] => 'THRESHOLD VOLTAGE ADJUSTMENT OF A TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 13/155029
[patent_app_country] => US
[patent_app_date] => 2011-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4911
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0233/20110233671.pdf
[firstpage_image] =>[orig_patent_app_number] => 13155029
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/155029 | Threshold voltage adjustment of a transistor | Jun 6, 2011 | Issued |
Array
(
[id] => 7699425
[patent_doc_number] => 20110227165
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-22
[patent_title] => 'HIGH-K/METAL GATE CMOS FINFET WITH IMPROVED PFET THRESHOLD VOLTAGE'
[patent_app_type] => utility
[patent_app_number] => 13/151525
[patent_app_country] => US
[patent_app_date] => 2011-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3627
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0227/20110227165.pdf
[firstpage_image] =>[orig_patent_app_number] => 13151525
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/151525 | High-K/metal gate CMOS finFET with improved pFET threshold voltage | Jun 1, 2011 | Issued |
Array
(
[id] => 8480788
[patent_doc_number] => 20120280195
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-08
[patent_title] => 'RESISTANCE VARIABLE MEMORY CELLS AND METHODS'
[patent_app_type] => utility
[patent_app_number] => 13/117372
[patent_app_country] => US
[patent_app_date] => 2011-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4599
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13117372
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/117372 | Resistance variable memory cells and methods | May 26, 2011 | Issued |
Array
(
[id] => 6010554
[patent_doc_number] => 20110220951
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-15
[patent_title] => 'LIGHT EMITTING DEVICE PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 13/114962
[patent_app_country] => US
[patent_app_date] => 2011-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5448
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0220/20110220951.pdf
[firstpage_image] =>[orig_patent_app_number] => 13114962
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/114962 | Light emitting device package | May 23, 2011 | Issued |
Array
(
[id] => 9649125
[patent_doc_number] => 08803141
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-12
[patent_title] => 'Hydrazine-free solution deposition of chalcogenide films'
[patent_app_type] => utility
[patent_app_number] => 13/112356
[patent_app_country] => US
[patent_app_date] => 2011-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 20
[patent_no_of_words] => 13157
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 25
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13112356
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/112356 | Hydrazine-free solution deposition of chalcogenide films | May 19, 2011 | Issued |
Array
(
[id] => 9344886
[patent_doc_number] => 08664032
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-04
[patent_title] => 'Method of producing a solid-state image sensing device including solid-state image sensor having a pillar-shaped semiconductor layer'
[patent_app_type] => utility
[patent_app_number] => 13/101833
[patent_app_country] => US
[patent_app_date] => 2011-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 47
[patent_no_of_words] => 9662
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13101833
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/101833 | Method of producing a solid-state image sensing device including solid-state image sensor having a pillar-shaped semiconductor layer | May 4, 2011 | Issued |