
Long Pham
Examiner (ID: 16756, Phone: (571)272-1714 , Office: P/2814 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2899, 2897, 1107, 2814, 1763, 2812, 2822, 2823 |
| Total Applications | 3709 |
| Issued Applications | 3257 |
| Pending Applications | 178 |
| Abandoned Applications | 335 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8390777
[patent_doc_number] => 20120228628
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-09-13
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/041732
[patent_app_country] => US
[patent_app_date] => 2011-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4350
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13041732
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/041732 | SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME | Mar 6, 2011 | Abandoned |
Array
(
[id] => 5971143
[patent_doc_number] => 20110151628
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-23
[patent_title] => 'Configuration of gate to drain (GD) clamp and ESD protection circuit for power device breakdown protection'
[patent_app_type] => utility
[patent_app_number] => 12/932584
[patent_app_country] => US
[patent_app_date] => 2011-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4162
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0151/20110151628.pdf
[firstpage_image] =>[orig_patent_app_number] => 12932584
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/932584 | Configuration of gate to drain (GD) clamp and ESD protection circuit for power device breakdown protection | Feb 27, 2011 | Issued |
Array
(
[id] => 6081948
[patent_doc_number] => 20110143483
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-16
[patent_title] => 'TRANSPARENT CONDUCTIVE LAYER AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/034009
[patent_app_country] => US
[patent_app_date] => 2011-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4791
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0143/20110143483.pdf
[firstpage_image] =>[orig_patent_app_number] => 13034009
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/034009 | TRANSPARENT CONDUCTIVE LAYER AND METHOD OF MANUFACTURING THE SAME | Feb 23, 2011 | Abandoned |
Array
(
[id] => 8294952
[patent_doc_number] => 08222747
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-17
[patent_title] => 'Multilayer wiring substrate mounted with electronic component and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/032975
[patent_app_country] => US
[patent_app_date] => 2011-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 24
[patent_no_of_words] => 8075
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13032975
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/032975 | Multilayer wiring substrate mounted with electronic component and method for manufacturing the same | Feb 22, 2011 | Issued |
Array
(
[id] => 6185352
[patent_doc_number] => 20110124138
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-26
[patent_title] => 'ORGANIC ELECTROLUMINESCENT DISPLAY DEVICE AND METHOD OF PRODUCING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/017979
[patent_app_country] => US
[patent_app_date] => 2011-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6704
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20110124138.pdf
[firstpage_image] =>[orig_patent_app_number] => 13017979
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/017979 | Organic electroluminescent display device and method of producing the same | Jan 30, 2011 | Issued |
Array
(
[id] => 9140759
[patent_doc_number] => 08581222
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-12
[patent_title] => 'Phase change memory device comprising bismuth-tellurium nanowires'
[patent_app_type] => utility
[patent_app_number] => 13/011616
[patent_app_country] => US
[patent_app_date] => 2011-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4208
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13011616
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/011616 | Phase change memory device comprising bismuth-tellurium nanowires | Jan 20, 2011 | Issued |
Array
(
[id] => 6183979
[patent_doc_number] => 20110169044
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-14
[patent_title] => 'Light Emitting Diode'
[patent_app_type] => utility
[patent_app_number] => 13/006550
[patent_app_country] => US
[patent_app_date] => 2011-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1892
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0169/20110169044.pdf
[firstpage_image] =>[orig_patent_app_number] => 13006550
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/006550 | Light emitting diode | Jan 13, 2011 | Issued |
Array
(
[id] => 6169814
[patent_doc_number] => 20110175125
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-21
[patent_title] => 'LIGHT EMITTING DEVICE, LIGHT EMITTING DEVICE PACKAGE, AND LIGHTING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/006617
[patent_app_country] => US
[patent_app_date] => 2011-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6857
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0175/20110175125.pdf
[firstpage_image] =>[orig_patent_app_number] => 13006617
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/006617 | Light emitting device, light emitting device package, and lighting system | Jan 13, 2011 | Issued |
Array
(
[id] => 6169782
[patent_doc_number] => 20110175114
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-21
[patent_title] => 'FILM-COVERED LED DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/006667
[patent_app_country] => US
[patent_app_date] => 2011-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1666
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0175/20110175114.pdf
[firstpage_image] =>[orig_patent_app_number] => 13006667
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/006667 | Film-covered LED device | Jan 13, 2011 | Issued |
Array
(
[id] => 9140888
[patent_doc_number] => 08581351
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-12
[patent_title] => 'Replacement gate with reduced gate leakage current'
[patent_app_type] => utility
[patent_app_number] => 13/006656
[patent_app_country] => US
[patent_app_date] => 2011-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7180
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13006656
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/006656 | Replacement gate with reduced gate leakage current | Jan 13, 2011 | Issued |
Array
(
[id] => 8154544
[patent_doc_number] => 20120097944
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-26
[patent_title] => 'TEST STRUCTURES FOR THROUGH SILICON VIAS (TSVs) OF THREE DIMENSIONAL INTEGRATED CIRCUIT (3DIC)'
[patent_app_type] => utility
[patent_app_number] => 13/006639
[patent_app_country] => US
[patent_app_date] => 2011-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4602
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0097/20120097944.pdf
[firstpage_image] =>[orig_patent_app_number] => 13006639
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/006639 | Test structures for through silicon vias (TSVs) of three dimensional integrated circuit (3DIC) | Jan 13, 2011 | Issued |
Array
(
[id] => 6169983
[patent_doc_number] => 20110175189
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-21
[patent_title] => 'SOLID-STATE IMAGE SENSOR MANUFACTURING METHOD AND A SOLID-STATE IMAGE SENSOR'
[patent_app_type] => utility
[patent_app_number] => 13/006491
[patent_app_country] => US
[patent_app_date] => 2011-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5037
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0175/20110175189.pdf
[firstpage_image] =>[orig_patent_app_number] => 13006491
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/006491 | SOLID-STATE IMAGE SENSOR MANUFACTURING METHOD AND A SOLID-STATE IMAGE SENSOR | Jan 13, 2011 | Abandoned |
Array
(
[id] => 8749839
[patent_doc_number] => 08415672
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-09
[patent_title] => 'Transistor with etching stop layer and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/006580
[patent_app_country] => US
[patent_app_date] => 2011-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 26
[patent_no_of_words] => 3730
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13006580
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/006580 | Transistor with etching stop layer and manufacturing method thereof | Jan 13, 2011 | Issued |
Array
(
[id] => 5955694
[patent_doc_number] => 20110180793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-28
[patent_title] => 'THIN FILM TRANSISTOR, METHOD OF MANUFACTURING THIN FILM TRANSISTOR, DISPLAY UNIT, AND ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/006736
[patent_app_country] => US
[patent_app_date] => 2011-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 8182
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0180/20110180793.pdf
[firstpage_image] =>[orig_patent_app_number] => 13006736
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/006736 | Thin film transistor, method of manufacturing thin film transistor, display unit, and electronic device | Jan 13, 2011 | Issued |
Array
(
[id] => 9286784
[patent_doc_number] => 08643115
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-04
[patent_title] => 'Structure and method of Tinv scaling for high κ metal gate technology'
[patent_app_type] => utility
[patent_app_number] => 13/006642
[patent_app_country] => US
[patent_app_date] => 2011-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 10354
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13006642
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/006642 | Structure and method of Tinv scaling for high κ metal gate technology | Jan 13, 2011 | Issued |
Array
(
[id] => 6183918
[patent_doc_number] => 20110168997
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-14
[patent_title] => 'THIN FILM TRANSISTOR ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/006591
[patent_app_country] => US
[patent_app_date] => 2011-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7437
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0168/20110168997.pdf
[firstpage_image] =>[orig_patent_app_number] => 13006591
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/006591 | Thin film transistor array substrate and manufacturing method thereof | Jan 13, 2011 | Issued |
Array
(
[id] => 8299144
[patent_doc_number] => 20120181697
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-19
[patent_title] => 'METHOD TO CONTROL METAL SEMICONDUCTOR MICRO-STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 13/006664
[patent_app_country] => US
[patent_app_date] => 2011-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 10431
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13006664
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/006664 | Method to control metal semiconductor micro-structure | Jan 13, 2011 | Issued |
Array
(
[id] => 6169759
[patent_doc_number] => 20110175107
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-21
[patent_title] => 'SILICON CARBIDE SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 13/005714
[patent_app_country] => US
[patent_app_date] => 2011-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4924
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0175/20110175107.pdf
[firstpage_image] =>[orig_patent_app_number] => 13005714
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/005714 | SILICON CARBIDE SUBSTRATE | Jan 12, 2011 | Abandoned |
Array
(
[id] => 8625096
[patent_doc_number] => 08357590
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-22
[patent_title] => 'Method for producing semiconductor wafers composed of silicon having a diameter of at least 450 mm, and semiconductor wafer composed of silicon having a diameter of 450 mm'
[patent_app_type] => utility
[patent_app_number] => 13/005584
[patent_app_country] => US
[patent_app_date] => 2011-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 2508
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13005584
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/005584 | Method for producing semiconductor wafers composed of silicon having a diameter of at least 450 mm, and semiconductor wafer composed of silicon having a diameter of 450 mm | Jan 12, 2011 | Issued |
Array
(
[id] => 9100164
[patent_doc_number] => 08564043
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-22
[patent_title] => 'EEPROM cell structure and a method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 13/005693
[patent_app_country] => US
[patent_app_date] => 2011-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1985
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13005693
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/005693 | EEPROM cell structure and a method of fabricating the same | Jan 12, 2011 | Issued |