Long Pham

Array ( [id] => 5451183 [patent_doc_number] => 20090067219 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-12 [patent_title] => 'Semiconductor memory device including SRAM cell having well power potential supply region provided therein' [patent_app_type] => utility [patent_app_number] => 12/219588 [patent_app_country] => US [patent_app_date] => 2008-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4757 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0067/20090067219.pdf [firstpage_image] =>[orig_patent_app_number] => 12219588 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9239665 [patent_doc_number] => 08604458 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-12-10 [patent_title] => 'Two-terminal resistance switching device and semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/671145 [patent_app_country] => US [patent_app_date] => 2008-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1763 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12671145 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5518529 [patent_doc_number] => 20090026510 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-01-29 [patent_title] => 'Image sensor and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 12/219499 [patent_app_country] => US [patent_app_date] => 2008-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3110 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0026/20090026510.pdf [firstpage_image] =>[orig_patent_app_number] => 12219499 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6311227 [patent_doc_number] => 20100193886 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-05 [patent_title] => 'MEMS SENSOR, AND MEMS SENSOR MANUFACTURING METHOD' [patent_app_type] => utility [patent_app_number] => 12/670406 [patent_app_country] => US [patent_app_date] => 2008-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 8931 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20100193886.pdf [firstpage_image] =>[orig_patent_app_number] => 12670406 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14660 [patent_doc_number] => 07804144 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-28 [patent_title] => 'Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics' [patent_app_type] => utility [patent_app_number] => 12/176949 [patent_app_country] => US [patent_app_date] => 2008-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 5337 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/804/07804144.pdf [firstpage_image] =>[orig_patent_app_number] => 12176949 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8592508 [patent_doc_number] => 08350385 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-08 [patent_title] => 'Reduced bottom roughness of stress buffering element of a semiconductor component' [patent_app_type] => utility [patent_app_number] => 12/670562 [patent_app_country] => US [patent_app_date] => 2008-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 7963 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12670562 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4792271 [patent_doc_number] => 20080293245 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-27 [patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/170458 [patent_app_country] => US [patent_app_date] => 2008-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 8337 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0293/20080293245.pdf [firstpage_image] =>[orig_patent_app_number] => 12170458 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5505756 [patent_doc_number] => 20090078963 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-26 [patent_title] => 'Nano-optoelectronic chip structure and method' [patent_app_type] => utility [patent_app_number] => 12/217669 [patent_app_country] => US [patent_app_date] => 2008-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4344 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0078/20090078963.pdf [firstpage_image] =>[orig_patent_app_number] => 12217669 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5263587 [patent_doc_number] => 20090116272 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-07 [patent_title] => 'Non-volatile memory device including diode-storage node and cross-point memory array including the non-volatile memory device' [patent_app_type] => utility [patent_app_number] => 12/216529 [patent_app_country] => US [patent_app_date] => 2008-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3008 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0116/20090116272.pdf [firstpage_image] =>[orig_patent_app_number] => 12216529 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8956518 [patent_doc_number] => 08502296 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-08-06 [patent_title] => 'Non-volatile memory cell with asymmetrical split gate and related system and method' [patent_app_type] => utility [patent_app_number] => 12/217539 [patent_app_country] => US [patent_app_date] => 2008-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 14 [patent_no_of_words] => 4860 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12217539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8270805 [patent_doc_number] => 08212313 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-03 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/670413 [patent_app_country] => US [patent_app_date] => 2008-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 5244 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12670413 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4858104 [patent_doc_number] => 20080266954 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-30 [patent_title] => 'Transition areas for dense memory arrays' [patent_app_type] => utility [patent_app_number] => 12/213620 [patent_app_country] => US [patent_app_date] => 2008-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 3980 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0266/20080266954.pdf [firstpage_image] =>[orig_patent_app_number] => 12213620 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5395044 [patent_doc_number] => 20090315107 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-24 [patent_title] => 'INTEGRATED TRENCH MOSFET AND JUNCTION BARRIER SCHOTTKY RECTIFIER WITH TRENCH CONTACT STRUCTURES' [patent_app_type] => utility [patent_app_number] => 12/213629 [patent_app_country] => US [patent_app_date] => 2008-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2658 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0315/20090315107.pdf [firstpage_image] =>[orig_patent_app_number] => 12213629 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5006 [patent_doc_number] => 07816680 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-10-19 [patent_title] => 'Oxide semiconductors and thin film transistors comprising the same' [patent_app_type] => utility [patent_app_number] => 12/213399 [patent_app_country] => US [patent_app_date] => 2008-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 25 [patent_no_of_words] => 5983 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/816/07816680.pdf [firstpage_image] =>[orig_patent_app_number] => 12213399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5395047 [patent_doc_number] => 20090315110 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-24 [patent_title] => 'High voltage MOS array with gate contact on extended drain region' [patent_app_type] => utility [patent_app_number] => 12/214390 [patent_app_country] => US [patent_app_date] => 2008-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 987 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0315/20090315110.pdf [firstpage_image] =>[orig_patent_app_number] => 12214390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4679884 [patent_doc_number] => 20080246110 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-09 [patent_title] => 'STRUCTURE FOR SPANNING GAP IN BODY-BIAS VOLTAGE ROUTING STRUCTURE' [patent_app_type] => utility [patent_app_number] => 12/140197 [patent_app_country] => US [patent_app_date] => 2008-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 8897 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0246/20080246110.pdf [firstpage_image] =>[orig_patent_app_number] => 12140197 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 205261 [patent_doc_number] => 07629615 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-12-08 [patent_title] => 'Light emitting element and method of making same' [patent_app_type] => utility [patent_app_number] => 12/134806 [patent_app_country] => US [patent_app_date] => 2008-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 6812 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/629/07629615.pdf [firstpage_image] =>[orig_patent_app_number] => 12134806 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5364821 [patent_doc_number] => 20090302380 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-10 [patent_title] => 'Word Line to Bit Line Spacing Method and Apparatus' [patent_app_type] => utility [patent_app_number] => 12/134740 [patent_app_country] => US [patent_app_date] => 2008-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3668 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0302/20090302380.pdf [firstpage_image] =>[orig_patent_app_number] => 12134740 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 64918 [patent_doc_number] => 07759723 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-20 [patent_title] => 'Non-volatile semiconductor memory devices' [patent_app_type] => utility [patent_app_number] => 12/133858 [patent_app_country] => US [patent_app_date] => 2008-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 5578 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/759/07759723.pdf [firstpage_image] =>[orig_patent_app_number] => 12133858 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4737223 [patent_doc_number] => 20080230875 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-25 [patent_title] => 'DUV LASER ANNEALING AND STABILIZATION OF SiCOH FILMS' [patent_app_type] => utility [patent_app_number] => 12/131330 [patent_app_country] => US [patent_app_date] => 2008-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7053 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0230/20080230875.pdf [firstpage_image] =>[orig_patent_app_number] => 12131330 [rel_patent_id] =>[rel_patent_doc_number] =>)