
Lorraine Spector
Examiner (ID: 9279, Phone: (571)272-0893 , Office: P/1647 )
| Most Active Art Unit | 1647 |
| Art Unit(s) | 1646, 1647, 1812, STIC |
| Total Applications | 788 |
| Issued Applications | 338 |
| Pending Applications | 71 |
| Abandoned Applications | 379 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19644707
[patent_doc_number] => 20240419227
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-19
[patent_title] => STORAGE DEVICE AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/504779
[patent_app_country] => US
[patent_app_date] => 2023-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10362
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18504779
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/504779 | STORAGE DEVICE AND ELECTRONIC DEVICE | Nov 7, 2023 | Pending |
Array
(
[id] => 18989719
[patent_doc_number] => 20240061688
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-22
[patent_title] => AUTOMATED GENERATION OF EARLY WARNING PREDICTIVE INSIGHTS ABOUT USERS
[patent_app_type] => utility
[patent_app_number] => 18/500256
[patent_app_country] => US
[patent_app_date] => 2023-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17484
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18500256
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/500256 | AUTOMATED GENERATION OF EARLY WARNING PREDICTIVE INSIGHTS ABOUT USERS | Nov 1, 2023 | Pending |
Array
(
[id] => 19985445
[patent_doc_number] => 20250123667
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-17
[patent_title] => SYSTEMS AND METHODS FOR DETECTING PRESENCE OR ABSENCE OF A COMPONENT ON A CIRCUIT BOARD
[patent_app_type] => utility
[patent_app_number] => 18/488290
[patent_app_country] => US
[patent_app_date] => 2023-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1110
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18488290
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/488290 | Systems and methods for detecting presence or absence of a component on a circuit board | Oct 16, 2023 | Issued |
Array
(
[id] => 18941740
[patent_doc_number] => 20240036879
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => QUICK PRESENTATION OF CAMERA VIDEO IN A VEHICLE USING LINUX
[patent_app_type] => utility
[patent_app_number] => 18/486725
[patent_app_country] => US
[patent_app_date] => 2023-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8816
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18486725
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/486725 | QUICK PRESENTATION OF CAMERA VIDEO IN A VEHICLE USING LINUX | Oct 12, 2023 | Pending |
Array
(
[id] => 19985444
[patent_doc_number] => 20250123666
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-17
[patent_title] => DISTRIBUTED PHASE REDUNDANCY
[patent_app_type] => utility
[patent_app_number] => 18/485052
[patent_app_country] => US
[patent_app_date] => 2023-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18485052
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/485052 | Distributed phase redundancy | Oct 10, 2023 | Issued |
Array
(
[id] => 19725245
[patent_doc_number] => 20250027996
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-23
[patent_title] => MONITOR CIRCUIT TO DETERMINE INTEGRATED CIRCUIT CONDITION BASED ON DIAGNOSTIC CODE SEQUENCE
[patent_app_type] => utility
[patent_app_number] => 18/482703
[patent_app_country] => US
[patent_app_date] => 2023-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14127
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18482703
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/482703 | MONITOR CIRCUIT TO DETERMINE INTEGRATED CIRCUIT CONDITION BASED ON DIAGNOSTIC CODE SEQUENCE | Oct 5, 2023 | Pending |
Array
(
[id] => 20317417
[patent_doc_number] => 12455969
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-28
[patent_title] => Validating read-only portions of firmware or a downloaded image thereof by boot firmware validated by secure flash memory
[patent_app_type] => utility
[patent_app_number] => 18/477498
[patent_app_country] => US
[patent_app_date] => 2023-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 10526
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 297
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18477498
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/477498 | Validating read-only portions of firmware or a downloaded image thereof by boot firmware validated by secure flash memory | Sep 27, 2023 | Issued |
Array
(
[id] => 19530014
[patent_doc_number] => 20240353916
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => SYSTEM AND METHOD FOR ACTIVITY-BASED DESIGN PROCESS FRAMEWORK FOR DISCRETE EVENT SYSTEMS CHIP
[patent_app_type] => utility
[patent_app_number] => 18/466101
[patent_app_country] => US
[patent_app_date] => 2023-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7868
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18466101
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/466101 | SYSTEM AND METHOD FOR ACTIVITY-BASED DESIGN PROCESS FRAMEWORK FOR DISCRETE EVENT SYSTEMS CHIP | Sep 12, 2023 | Pending |
Array
(
[id] => 20215301
[patent_doc_number] => 12411955
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-09
[patent_title] => Control method and apparatus for safety boot of chip, electronic device and storage medium
[patent_app_type] => utility
[patent_app_number] => 18/464368
[patent_app_country] => US
[patent_app_date] => 2023-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4758
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18464368
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/464368 | Control method and apparatus for safety boot of chip, electronic device and storage medium | Sep 10, 2023 | Issued |
Array
(
[id] => 20595057
[patent_doc_number] => 12578772
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-17
[patent_title] => Information handling system power use telemetry to predict system state of health
[patent_app_type] => utility
[patent_app_number] => 18/243897
[patent_app_country] => US
[patent_app_date] => 2023-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 2404
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18243897
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/243897 | Information handling system power use telemetry to predict system state of health | Sep 7, 2023 | Issued |
Array
(
[id] => 19574004
[patent_doc_number] => 20240378296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-14
[patent_title] => COMPUTER BOOT METHOD AND SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/240236
[patent_app_country] => US
[patent_app_date] => 2023-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7985
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18240236
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/240236 | Computer boot method and system | Aug 29, 2023 | Issued |
Array
(
[id] => 20387925
[patent_doc_number] => 12487651
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-02
[patent_title] => Command to obtain power consumption data
[patent_app_type] => utility
[patent_app_number] => 18/456696
[patent_app_country] => US
[patent_app_date] => 2023-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 4691
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18456696
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/456696 | Command to obtain power consumption data | Aug 27, 2023 | Issued |
Array
(
[id] => 19756841
[patent_doc_number] => 20250045406
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-06
[patent_title] => HASH LOOK-UP TABLE TO TRIAGE CATASTROPHIC SYSTEM FAILURES
[patent_app_type] => utility
[patent_app_number] => 18/455804
[patent_app_country] => US
[patent_app_date] => 2023-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4735
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18455804
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/455804 | Hash look-up table to triage catastrophic system failures | Aug 24, 2023 | Issued |
Array
(
[id] => 20403344
[patent_doc_number] => 12493317
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-09
[patent_title] => Clock management circuit and clock management method
[patent_app_type] => utility
[patent_app_number] => 18/236713
[patent_app_country] => US
[patent_app_date] => 2023-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 0
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18236713
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/236713 | Clock management circuit and clock management method | Aug 21, 2023 | Issued |
Array
(
[id] => 20242592
[patent_doc_number] => 12422910
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-23
[patent_title] => Thermal recovery in multi-protocol devices
[patent_app_type] => utility
[patent_app_number] => 18/235956
[patent_app_country] => US
[patent_app_date] => 2023-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1124
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18235956
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/235956 | Thermal recovery in multi-protocol devices | Aug 20, 2023 | Issued |
Array
(
[id] => 19899306
[patent_doc_number] => 12277229
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-15
[patent_title] => Pre-calculation of cryptoprocessor control register
[patent_app_type] => utility
[patent_app_number] => 18/452024
[patent_app_country] => US
[patent_app_date] => 2023-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 0
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18452024
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/452024 | Pre-calculation of cryptoprocessor control register | Aug 17, 2023 | Issued |
Array
(
[id] => 20387924
[patent_doc_number] => 12487650
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-02
[patent_title] => Computational storage devices and power management methods thereof
[patent_app_type] => utility
[patent_app_number] => 18/452110
[patent_app_country] => US
[patent_app_date] => 2023-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6670
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18452110
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/452110 | Computational storage devices and power management methods thereof | Aug 17, 2023 | Issued |
Array
(
[id] => 18974132
[patent_doc_number] => 20240054224
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-15
[patent_title] => DATA MANIPULATION DETECTION THROUGH A VERIFICATION OPERATING SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/233164
[patent_app_country] => US
[patent_app_date] => 2023-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5835
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18233164
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/233164 | Data manipulation detection through a verification operating system | Aug 10, 2023 | Issued |
Array
(
[id] => 19956525
[patent_doc_number] => 12326939
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-10
[patent_title] => Security for a split boot architecture
[patent_app_type] => utility
[patent_app_number] => 18/446070
[patent_app_country] => US
[patent_app_date] => 2023-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7230
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18446070
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/446070 | Security for a split boot architecture | Aug 7, 2023 | Issued |
Array
(
[id] => 18959712
[patent_doc_number] => 20240048039
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-08
[patent_title] => POWER MANAGEMENT CIRCUIT AND CALIBRATION METHOD OF POWER MANAGEMENT CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/363804
[patent_app_country] => US
[patent_app_date] => 2023-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3813
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18363804
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/363804 | POWER MANAGEMENT CIRCUIT AND CALIBRATION METHOD OF POWER MANAGEMENT CIRCUIT | Aug 1, 2023 | Abandoned |