Luan Joy Sherman
Examiner (ID: 14942)
Most Active Art Unit | 2936 |
Art Unit(s) | 2936 |
Total Applications | 6 |
Issued Applications | 6 |
Pending Applications | 0 |
Abandoned Applications | 0 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 6881635
[patent_doc_number] => 20010048107
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-12-06
[patent_title] => 'THIN FILM TRANSISTOR AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => new
[patent_app_number] => 08/979843
[patent_app_country] => US
[patent_app_date] => 1997-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3760
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0048/20010048107.pdf
[firstpage_image] =>[orig_patent_app_number] => 08979843
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/979843 | Thin film transistor having a second gate metal layer preventing formation of hillocks | Nov 25, 1997 | Issued |
Array
(
[id] => 4362684
[patent_doc_number] => 06175142
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-01-16
[patent_title] => 'Pin photodiode'
[patent_app_type] => 1
[patent_app_number] => 8/977287
[patent_app_country] => US
[patent_app_date] => 1997-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 12
[patent_no_of_words] => 2115
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/175/06175142.pdf
[firstpage_image] =>[orig_patent_app_number] => 977287
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/977287 | Pin photodiode | Nov 23, 1997 | Issued |
Array
(
[id] => 4422774
[patent_doc_number] => 06194784
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-02-27
[patent_title] => 'Self-aligned contact process in semiconductor fabrication and device therefrom'
[patent_app_type] => 1
[patent_app_number] => 8/976969
[patent_app_country] => US
[patent_app_date] => 1997-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 4671
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/194/06194784.pdf
[firstpage_image] =>[orig_patent_app_number] => 976969
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/976969 | Self-aligned contact process in semiconductor fabrication and device therefrom | Nov 23, 1997 | Issued |
Array
(
[id] => 4123919
[patent_doc_number] => 06072243
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-06-06
[patent_title] => 'Semiconductor integrated circuit device capable of surely electrically insulating two semiconductor chips from each other and fabricating method thereof'
[patent_app_type] => 1
[patent_app_number] => 8/975461
[patent_app_country] => US
[patent_app_date] => 1997-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 16
[patent_no_of_words] => 10065
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/072/06072243.pdf
[firstpage_image] =>[orig_patent_app_number] => 975461
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/975461 | Semiconductor integrated circuit device capable of surely electrically insulating two semiconductor chips from each other and fabricating method thereof | Nov 20, 1997 | Issued |
Array
(
[id] => 4366068
[patent_doc_number] => 06255688
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-03
[patent_title] => 'Capacitor having aluminum alloy bottom plate'
[patent_app_type] => 1
[patent_app_number] => 8/975793
[patent_app_country] => US
[patent_app_date] => 1997-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2091
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/255/06255688.pdf
[firstpage_image] =>[orig_patent_app_number] => 975793
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/975793 | Capacitor having aluminum alloy bottom plate | Nov 20, 1997 | Issued |
Array
(
[id] => 4187043
[patent_doc_number] => 06020612
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-01
[patent_title] => 'Semiconductor integrated circuit having efficient layout of wiring lines'
[patent_app_type] => 1
[patent_app_number] => 8/970563
[patent_app_country] => US
[patent_app_date] => 1997-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 4323
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/020/06020612.pdf
[firstpage_image] =>[orig_patent_app_number] => 970563
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/970563 | Semiconductor integrated circuit having efficient layout of wiring lines | Nov 13, 1997 | Issued |
08/970222 | MEMORY INTEGRATED CIRCUIT AND METHOD | Nov 13, 1997 | Abandoned |
Array
(
[id] => 3929334
[patent_doc_number] => 05945711
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-08-31
[patent_title] => 'Semiconductor device and a manufacturing method for the same'
[patent_app_type] => 1
[patent_app_number] => 8/966975
[patent_app_country] => US
[patent_app_date] => 1997-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 49
[patent_no_of_words] => 10338
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/945/05945711.pdf
[firstpage_image] =>[orig_patent_app_number] => 966975
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/966975 | Semiconductor device and a manufacturing method for the same | Nov 9, 1997 | Issued |
Array
(
[id] => 4301194
[patent_doc_number] => 06184567
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-02-06
[patent_title] => 'Film capacitor and semiconductor package or device carrying same'
[patent_app_type] => 1
[patent_app_number] => 8/965653
[patent_app_country] => US
[patent_app_date] => 1997-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 17
[patent_no_of_words] => 3799
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/184/06184567.pdf
[firstpage_image] =>[orig_patent_app_number] => 965653
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/965653 | Film capacitor and semiconductor package or device carrying same | Nov 5, 1997 | Issued |
Array
(
[id] => 4009455
[patent_doc_number] => 06005271
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-12-21
[patent_title] => 'Semiconductor cell array with high packing density'
[patent_app_type] => 1
[patent_app_number] => 8/964775
[patent_app_country] => US
[patent_app_date] => 1997-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 6045
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/005/06005271.pdf
[firstpage_image] =>[orig_patent_app_number] => 964775
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/964775 | Semiconductor cell array with high packing density | Nov 4, 1997 | Issued |
Array
(
[id] => 4184026
[patent_doc_number] => 06037633
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-03-14
[patent_title] => 'Semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 8/962289
[patent_app_country] => US
[patent_app_date] => 1997-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 3820
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/037/06037633.pdf
[firstpage_image] =>[orig_patent_app_number] => 962289
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/962289 | Semiconductor device | Oct 30, 1997 | Issued |
Array
(
[id] => 3947661
[patent_doc_number] => 05982021
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-09
[patent_title] => 'Vertical polysilicon diode compatible with CMOS/BiCMOS integrated circuit processes'
[patent_app_type] => 1
[patent_app_number] => 8/960139
[patent_app_country] => US
[patent_app_date] => 1997-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 6833
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/982/05982021.pdf
[firstpage_image] =>[orig_patent_app_number] => 960139
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/960139 | Vertical polysilicon diode compatible with CMOS/BiCMOS integrated circuit processes | Oct 28, 1997 | Issued |
Array
(
[id] => 4137129
[patent_doc_number] => 06034411
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-03-07
[patent_title] => 'Inverted thin film resistor'
[patent_app_type] => 1
[patent_app_number] => 8/960337
[patent_app_country] => US
[patent_app_date] => 1997-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 1762
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/034/06034411.pdf
[firstpage_image] =>[orig_patent_app_number] => 960337
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/960337 | Inverted thin film resistor | Oct 28, 1997 | Issued |
Array
(
[id] => 4161135
[patent_doc_number] => 06107656
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-22
[patent_title] => 'Ferroelectric transistors, semiconductor storage devices, method of operating ferroelectric transistors and method of manufacturing ferromagnetic transistors'
[patent_app_type] => 1
[patent_app_number] => 8/958989
[patent_app_country] => US
[patent_app_date] => 1997-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 29
[patent_no_of_words] => 18492
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/107/06107656.pdf
[firstpage_image] =>[orig_patent_app_number] => 958989
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/958989 | Ferroelectric transistors, semiconductor storage devices, method of operating ferroelectric transistors and method of manufacturing ferromagnetic transistors | Oct 27, 1997 | Issued |
Array
(
[id] => 4243868
[patent_doc_number] => 06091106
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-18
[patent_title] => 'Low voltage transistor structure having a grooved gate'
[patent_app_type] => 1
[patent_app_number] => 8/957781
[patent_app_country] => US
[patent_app_date] => 1997-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 31
[patent_no_of_words] => 5579
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/091/06091106.pdf
[firstpage_image] =>[orig_patent_app_number] => 957781
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/957781 | Low voltage transistor structure having a grooved gate | Oct 23, 1997 | Issued |
Array
(
[id] => 3931856
[patent_doc_number] => 05952700
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-09-14
[patent_title] => 'MOSFET device with unsymmetrical LDD region'
[patent_app_type] => 1
[patent_app_number] => 8/957622
[patent_app_country] => US
[patent_app_date] => 1997-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 23
[patent_no_of_words] => 4584
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/952/05952700.pdf
[firstpage_image] =>[orig_patent_app_number] => 957622
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/957622 | MOSFET device with unsymmetrical LDD region | Oct 23, 1997 | Issued |
Array
(
[id] => 3940255
[patent_doc_number] => 05929486
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-07-27
[patent_title] => 'CMOS device having a reduced short channel effect'
[patent_app_type] => 1
[patent_app_number] => 8/956290
[patent_app_country] => US
[patent_app_date] => 1997-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 5497
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 352
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/929/05929486.pdf
[firstpage_image] =>[orig_patent_app_number] => 956290
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/956290 | CMOS device having a reduced short channel effect | Oct 22, 1997 | Issued |
Array
(
[id] => 4319343
[patent_doc_number] => 06242758
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-06-05
[patent_title] => 'Semiconductor device employing resinous material, method of fabricating the same and electrooptical device'
[patent_app_type] => 1
[patent_app_number] => 8/955617
[patent_app_country] => US
[patent_app_date] => 1997-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 3117
[patent_no_of_claims] => 68
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/242/06242758.pdf
[firstpage_image] =>[orig_patent_app_number] => 955617
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/955617 | Semiconductor device employing resinous material, method of fabricating the same and electrooptical device | Oct 21, 1997 | Issued |
Array
(
[id] => 4075950
[patent_doc_number] => 06069389
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-30
[patent_title] => 'Semiconductor non-volatile memory device having floating gate type field effect transistors for memory cells bipolar transistors for a high-speed circuit'
[patent_app_type] => 1
[patent_app_number] => 8/943253
[patent_app_country] => US
[patent_app_date] => 1997-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 19
[patent_no_of_words] => 7775
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 293
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/069/06069389.pdf
[firstpage_image] =>[orig_patent_app_number] => 943253
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/943253 | Semiconductor non-volatile memory device having floating gate type field effect transistors for memory cells bipolar transistors for a high-speed circuit | Oct 16, 1997 | Issued |
Array
(
[id] => 3952746
[patent_doc_number] => 05998825
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-12-07
[patent_title] => 'Capacitor structure of semiconductor memory cell and method for fabricating capacitor structure of semiconductor memory cell'
[patent_app_type] => 1
[patent_app_number] => 8/953501
[patent_app_country] => US
[patent_app_date] => 1997-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 10550
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/998/05998825.pdf
[firstpage_image] =>[orig_patent_app_number] => 953501
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/953501 | Capacitor structure of semiconductor memory cell and method for fabricating capacitor structure of semiconductor memory cell | Oct 16, 1997 | Issued |