Luan Joy Sherman

Array ( [id] => 1086419 [patent_doc_number] => 06831299 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-12-14 [patent_title] => 'Semiconductor device' [patent_app_type] => B2 [patent_app_number] => 09/986742 [patent_app_country] => US [patent_app_date] => 2001-11-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 41 [patent_no_of_words] => 15622 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/831/06831299.pdf [firstpage_image] =>[orig_patent_app_number] => 09986742 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6571546 [patent_doc_number] => 20020084494 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-07-04 [patent_title] => 'Method for making high gain bipolar transistors in CMOS process' [patent_app_type] => new [patent_app_number] => 10/008692 [patent_app_country] => US [patent_app_date] => 2001-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1441 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0084/20020084494.pdf [firstpage_image] =>[orig_patent_app_number] => 10008692 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5968546 [patent_doc_number] => 20020090806 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-07-11 [patent_title] => 'Copper dual damascene interconnect technology' [patent_app_type] => new [patent_app_number] => 09/982973 [patent_app_country] => US [patent_app_date] => 2001-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3833 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0090/20020090806.pdf [firstpage_image] =>[orig_patent_app_number] => 09982973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1315965 [patent_doc_number] => 06611015 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-08-26 [patent_title] => 'Semiconductor device including dummy upper electrode' [patent_app_type] => B2 [patent_app_number] => 09/956001 [patent_app_country] => US [patent_app_date] => 2001-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 41 [patent_no_of_words] => 15402 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/611/06611015.pdf [firstpage_image] =>[orig_patent_app_number] => 09956001 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6719034 [patent_doc_number] => 20030052721 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-20 [patent_title] => 'Bipolar junction transistor compatible with vertical replacement gate transistors' [patent_app_type] => new [patent_app_number] => 09/956382 [patent_app_country] => US [patent_app_date] => 2001-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6274 [patent_no_of_claims] => 59 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20030052721.pdf [firstpage_image] =>[orig_patent_app_number] => 09956382 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1351775 [patent_doc_number] => 06580121 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-06-17 [patent_title] => 'Power semiconductor device containing at least one zener diode provided in chip periphery portion' [patent_app_type] => B2 [patent_app_number] => 09/953281 [patent_app_country] => US [patent_app_date] => 2001-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 28 [patent_no_of_words] => 12600 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/580/06580121.pdf [firstpage_image] =>[orig_patent_app_number] => 09953281 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6776708 [patent_doc_number] => 20030047788 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-13 [patent_title] => 'High-voltage lateral transistor with a multi-layered extended drain structure' [patent_app_type] => new [patent_app_number] => 09/948422 [patent_app_country] => US [patent_app_date] => 2001-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7756 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0047/20030047788.pdf [firstpage_image] =>[orig_patent_app_number] => 09948422 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6158043 [patent_doc_number] => 20020146878 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-10 [patent_title] => 'SEMICONDUCTOR DEVICE' [patent_app_type] => new [patent_app_number] => 09/946492 [patent_app_country] => US [patent_app_date] => 2001-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 34 [patent_no_of_words] => 13805 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20020146878.pdf [firstpage_image] =>[orig_patent_app_number] => 09946492 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5840316 [patent_doc_number] => 20020130369 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-19 [patent_title] => 'Semiconductor integrated circuit device with reduced cross-talk and method for fabricating same' [patent_app_type] => new [patent_app_number] => 09/925956 [patent_app_country] => US [patent_app_date] => 2001-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4456 [patent_no_of_claims] => 106 [patent_no_of_ind_claims] => 16 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0130/20020130369.pdf [firstpage_image] =>[orig_patent_app_number] => 09925956 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6269329 [patent_doc_number] => 20020104993 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-08 [patent_title] => 'Gate technology for strained surface channel and strained buried channel MOSFET devices' [patent_app_type] => new [patent_app_number] => 09/922822 [patent_app_country] => US [patent_app_date] => 2001-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4329 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0104/20020104993.pdf [firstpage_image] =>[orig_patent_app_number] => 09922822 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1379290 [patent_doc_number] => 06563136 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-05-13 [patent_title] => 'Thin-film semiconductor device having a thin-film transistor for circuits that differs from a thin-film transistor for pixels' [patent_app_type] => B2 [patent_app_number] => 09/921532 [patent_app_country] => US [patent_app_date] => 2001-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 17 [patent_no_of_words] => 5101 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 277 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/563/06563136.pdf [firstpage_image] =>[orig_patent_app_number] => 09921532 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1406443 [patent_doc_number] => 06538277 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-03-25 [patent_title] => 'Split-gate flash cell' [patent_app_type] => B2 [patent_app_number] => 09/920601 [patent_app_country] => US [patent_app_date] => 2001-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 5543 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/538/06538277.pdf [firstpage_image] =>[orig_patent_app_number] => 09920601 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1328330 [patent_doc_number] => 06603203 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-08-05 [patent_title] => 'Semiconductor device having capacitive element structure and multilevel interconnection structure and method of fabricating the same' [patent_app_type] => B2 [patent_app_number] => 09/902608 [patent_app_country] => US [patent_app_date] => 2001-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 19246 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/603/06603203.pdf [firstpage_image] =>[orig_patent_app_number] => 09902608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6753424 [patent_doc_number] => 20030001200 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-02 [patent_title] => 'Modified vertical MOSFET and methods of formation thereof' [patent_app_type] => new [patent_app_number] => 09/896741 [patent_app_country] => US [patent_app_date] => 2001-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2948 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20030001200.pdf [firstpage_image] =>[orig_patent_app_number] => 09896741 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1266453 [patent_doc_number] => 06661045 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-09 [patent_title] => 'MOS type solid-state imager and manufacturing method thereof' [patent_app_type] => B2 [patent_app_number] => 09/893932 [patent_app_country] => US [patent_app_date] => 2001-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 7833 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/661/06661045.pdf [firstpage_image] =>[orig_patent_app_number] => 09893932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1217985 [patent_doc_number] => 06707107 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-16 [patent_title] => 'Method of deforming a pattern and semiconductor device formed by utilizing deformed pattern' [patent_app_type] => B2 [patent_app_number] => 09/888442 [patent_app_country] => US [patent_app_date] => 2001-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 54 [patent_figures_cnt] => 54 [patent_no_of_words] => 17819 [patent_no_of_claims] => 59 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/707/06707107.pdf [firstpage_image] =>[orig_patent_app_number] => 09888442 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6254497 [patent_doc_number] => 20020185695 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-12 [patent_title] => 'Lateral DMOS structure with lateral extension structure for reduced charge trapping in gate oxide' [patent_app_type] => new [patent_app_number] => 09/877272 [patent_app_country] => US [patent_app_date] => 2001-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3486 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0185/20020185695.pdf [firstpage_image] =>[orig_patent_app_number] => 09877272 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6384434 [patent_doc_number] => 20020179902 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-05 [patent_title] => 'Method of forming an integrated circuit device using dummy features and structure thereof' [patent_app_type] => new [patent_app_number] => 09/873810 [patent_app_country] => US [patent_app_date] => 2001-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4108 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0179/20020179902.pdf [firstpage_image] =>[orig_patent_app_number] => 09873810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5885821 [patent_doc_number] => 20020011630 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-31 [patent_title] => 'Semiconductor device having semiconductor resistance element and fabrication method thereof' [patent_app_type] => new [patent_app_number] => 09/862042 [patent_app_country] => US [patent_app_date] => 2001-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4015 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0011/20020011630.pdf [firstpage_image] =>[orig_patent_app_number] => 09862042 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1384352 [patent_doc_number] => 06559502 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-05-06 [patent_title] => 'Semiconductor device' [patent_app_type] => B2 [patent_app_number] => 09/860311 [patent_app_country] => US [patent_app_date] => 2001-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 3775 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 350 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/559/06559502.pdf [firstpage_image] =>[orig_patent_app_number] => 09860311 [rel_patent_id] =>[rel_patent_doc_number] =>)