Luan Joy Sherman

Array ( [id] => 1276785 [patent_doc_number] => 06649963 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-18 [patent_title] => 'Ferroelectric memory cell for VLSI RAM' [patent_app_type] => B1 [patent_app_number] => 09/455262 [patent_app_country] => US [patent_app_date] => 1999-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 21 [patent_no_of_words] => 4019 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/649/06649963.pdf [firstpage_image] =>[orig_patent_app_number] => 09455262 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4336691 [patent_doc_number] => 06313502 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-06 [patent_title] => 'Semiconductor device comprising a non-volatile memory which is erasable by means of UV irradiation' [patent_app_type] => 1 [patent_app_number] => 9/451271 [patent_app_country] => US [patent_app_date] => 1999-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 4412 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/313/06313502.pdf [firstpage_image] =>[orig_patent_app_number] => 451271 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4333605 [patent_doc_number] => 06320234 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Semiconductor memory device and method for manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 9/450102 [patent_app_country] => US [patent_app_date] => 1999-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 8507 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 251 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/320/06320234.pdf [firstpage_image] =>[orig_patent_app_number] => 450102 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1448032 [patent_doc_number] => 06369413 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-09 [patent_title] => 'Split-gate virtual-phase CCD image sensor with a diffused lateral overflow anti-blooming drain structure and process of making' [patent_app_type] => B1 [patent_app_number] => 09/434451 [patent_app_country] => US [patent_app_date] => 1999-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 4469 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/369/06369413.pdf [firstpage_image] =>[orig_patent_app_number] => 09434451 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1410824 [patent_doc_number] => 06534864 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-03-18 [patent_title] => 'Semiconductor memory device and method of fabricating the same' [patent_app_type] => B1 [patent_app_number] => 09/428821 [patent_app_country] => US [patent_app_date] => 1999-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5511 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/534/06534864.pdf [firstpage_image] =>[orig_patent_app_number] => 09428821 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7647035 [patent_doc_number] => 06476483 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-05 [patent_title] => 'Method and apparatus for cooling a silicon on insulator device' [patent_app_type] => B1 [patent_app_number] => 09/421910 [patent_app_country] => US [patent_app_date] => 1999-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3259 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/476/06476483.pdf [firstpage_image] =>[orig_patent_app_number] => 09421910 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1352271 [patent_doc_number] => 06583487 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-24 [patent_title] => 'Power component bearing interconnections' [patent_app_type] => B1 [patent_app_number] => 09/421130 [patent_app_country] => US [patent_app_date] => 1999-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2859 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/583/06583487.pdf [firstpage_image] =>[orig_patent_app_number] => 09421130 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1102692 [patent_doc_number] => 06815774 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-11-09 [patent_title] => 'Dielectrically separated wafer and method of the same' [patent_app_type] => B1 [patent_app_number] => 09/421322 [patent_app_country] => US [patent_app_date] => 1999-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 63 [patent_no_of_words] => 11342 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/815/06815774.pdf [firstpage_image] =>[orig_patent_app_number] => 09421322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4410624 [patent_doc_number] => 06271557 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'Center node for deep trench capacitors' [patent_app_type] => 1 [patent_app_number] => 9/412481 [patent_app_country] => US [patent_app_date] => 1999-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3024 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/271/06271557.pdf [firstpage_image] =>[orig_patent_app_number] => 412481 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1419054 [patent_doc_number] => 06525371 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-02-25 [patent_title] => 'Self-aligned non-volatile random access memory cell and process to make the same' [patent_app_type] => B2 [patent_app_number] => 09/401622 [patent_app_country] => US [patent_app_date] => 1999-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 53 [patent_no_of_words] => 6189 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/525/06525371.pdf [firstpage_image] =>[orig_patent_app_number] => 09401622 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1576258 [patent_doc_number] => 06469332 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-22 [patent_title] => 'Pinned floating photoreceptor with active pixel sensor' [patent_app_type] => B1 [patent_app_number] => 09/397381 [patent_app_country] => US [patent_app_date] => 1999-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 1530 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/469/06469332.pdf [firstpage_image] =>[orig_patent_app_number] => 09397381 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4277719 [patent_doc_number] => 06323516 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-27 [patent_title] => 'Flash memory device and fabrication method having a high coupling ratio' [patent_app_type] => 1 [patent_app_number] => 9/390052 [patent_app_country] => US [patent_app_date] => 1999-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2952 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/323/06323516.pdf [firstpage_image] =>[orig_patent_app_number] => 390052 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4275229 [patent_doc_number] => 06307249 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-23 [patent_title] => 'Integrated circuit having isolated anti-fuse structures and method for fabricating the same' [patent_app_type] => 1 [patent_app_number] => 9/389521 [patent_app_country] => US [patent_app_date] => 1999-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4831 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/307/06307249.pdf [firstpage_image] =>[orig_patent_app_number] => 389521 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4162962 [patent_doc_number] => 06114721 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-05 [patent_title] => 'Dynamic random access memory device and method for producing the same' [patent_app_type] => 1 [patent_app_number] => 9/385964 [patent_app_country] => US [patent_app_date] => 1999-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 89 [patent_no_of_words] => 6775 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 329 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/114/06114721.pdf [firstpage_image] =>[orig_patent_app_number] => 385964 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4366124 [patent_doc_number] => 06255692 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-03 [patent_title] => 'Trench-gate semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/372961 [patent_app_country] => US [patent_app_date] => 1999-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 5381 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 334 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/255/06255692.pdf [firstpage_image] =>[orig_patent_app_number] => 372961 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1516186 [patent_doc_number] => 06420766 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-16 [patent_title] => 'Transistor having raised source and drain' [patent_app_type] => B1 [patent_app_number] => 09/368843 [patent_app_country] => US [patent_app_date] => 1999-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 40 [patent_no_of_words] => 11249 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/420/06420766.pdf [firstpage_image] =>[orig_patent_app_number] => 09368843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1552858 [patent_doc_number] => 06399982 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-04 [patent_title] => 'Rough (high surface area) electrode from Ti and TiN capacitors and semiconductor devices including same' [patent_app_type] => B1 [patent_app_number] => 09/353426 [patent_app_country] => US [patent_app_date] => 1999-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 3515 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/399/06399982.pdf [firstpage_image] =>[orig_patent_app_number] => 09353426 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1529407 [patent_doc_number] => 06479854 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-12 [patent_title] => 'Capacitor/antifuse structure having a barrier-layer electrode and improved barrier layer' [patent_app_type] => B1 [patent_app_number] => 09/353574 [patent_app_country] => US [patent_app_date] => 1999-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4100 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/479/06479854.pdf [firstpage_image] =>[orig_patent_app_number] => 09353574 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4301605 [patent_doc_number] => 06198158 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-06 [patent_title] => 'Memory circuit including a semiconductor structure having more usable substrate area' [patent_app_type] => 1 [patent_app_number] => 9/291415 [patent_app_country] => US [patent_app_date] => 1999-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 3069 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/198/06198158.pdf [firstpage_image] =>[orig_patent_app_number] => 291415 [rel_patent_id] =>[rel_patent_doc_number] =>)