Luan Kim Bui
Examiner (ID: 2622, Phone: (571)272-4552 , Office: P/3728 )
Most Active Art Unit | 3728 |
Art Unit(s) | 3736, 3728, 2899, 3208, 3727 |
Total Applications | 3674 |
Issued Applications | 2546 |
Pending Applications | 236 |
Abandoned Applications | 892 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 13613777
[patent_doc_number] => 20180358438
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-13
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/955819
[patent_app_country] => US
[patent_app_date] => 2018-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8159
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15955819
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/955819 | Semiconductor device and manufacturing method thereof | Apr 17, 2018 | Issued |
Array
(
[id] => 15169939
[patent_doc_number] => 10490473
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-26
[patent_title] => Chip package module and circuit board structure comprising the same
[patent_app_type] => utility
[patent_app_number] => 15/955527
[patent_app_country] => US
[patent_app_date] => 2018-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 18
[patent_no_of_words] => 4942
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15955527
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/955527 | Chip package module and circuit board structure comprising the same | Apr 16, 2018 | Issued |
Array
(
[id] => 14459841
[patent_doc_number] => 10325894
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-06-18
[patent_title] => Integrated multi-color light-emitting pixel arrays based devices by bonding
[patent_app_type] => utility
[patent_app_number] => 15/955392
[patent_app_country] => US
[patent_app_date] => 2018-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 46
[patent_figures_cnt] => 52
[patent_no_of_words] => 25215
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15955392
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/955392 | Integrated multi-color light-emitting pixel arrays based devices by bonding | Apr 16, 2018 | Issued |
Array
(
[id] => 16394534
[patent_doc_number] => 20200335475
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-22
[patent_title] => METHOD FOR JOINING A MICORELECTRONIC CHIP TO A WIRE ELEMENT
[patent_app_type] => utility
[patent_app_number] => 16/606684
[patent_app_country] => US
[patent_app_date] => 2018-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5355
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16606684
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/606684 | Method for joining a micorelectronic chip to a wire element | Apr 15, 2018 | Issued |
Array
(
[id] => 13996945
[patent_doc_number] => 20190067630
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/953193
[patent_app_country] => US
[patent_app_date] => 2018-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10233
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15953193
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/953193 | Display device having first and second chamfered substrates | Apr 12, 2018 | Issued |
Array
(
[id] => 15598595
[patent_doc_number] => 20200075832
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => Graphite Superconductor and Use Thereof
[patent_app_type] => utility
[patent_app_number] => 16/500815
[patent_app_country] => US
[patent_app_date] => 2018-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 34686
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16500815
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/500815 | Graphite Superconductor and Use Thereof | Apr 5, 2018 | Pending |
Array
(
[id] => 14603499
[patent_doc_number] => 10354946
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-16
[patent_title] => Discrete electronic device embedded in chip module
[patent_app_type] => utility
[patent_app_number] => 15/945913
[patent_app_country] => US
[patent_app_date] => 2018-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 24
[patent_no_of_words] => 15425
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15945913
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/945913 | Discrete electronic device embedded in chip module | Apr 4, 2018 | Issued |
Array
(
[id] => 14205333
[patent_doc_number] => 10269790
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-23
[patent_title] => Forming horizontal bipolar junction transistor compatible with nanosheets
[patent_app_type] => utility
[patent_app_number] => 15/933768
[patent_app_country] => US
[patent_app_date] => 2018-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5290
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15933768
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/933768 | Forming horizontal bipolar junction transistor compatible with nanosheets | Mar 22, 2018 | Issued |
Array
(
[id] => 15906337
[patent_doc_number] => 20200152689
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => SEMICONDUCTOR ON INSULATOR TYPE STRUCTURE, NOTABLY FOR A FRONT SIDE TYPE IMAGER, AND METHOD OF MANUFACTURING SUCH A STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/495362
[patent_app_country] => US
[patent_app_date] => 2018-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5330
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16495362
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/495362 | Method of manufacturing a semiconductor on insulator type structure, notably for a front side type imager | Mar 20, 2018 | Issued |
Array
(
[id] => 14843933
[patent_doc_number] => 20190280367
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-12
[patent_title] => SEMICONDUCTOR PACKAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/913856
[patent_app_country] => US
[patent_app_date] => 2018-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4401
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15913856
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/913856 | Semiconductor package device | Mar 5, 2018 | Issued |
Array
(
[id] => 16536733
[patent_doc_number] => 10879348
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-29
[patent_title] => Semiconductor device and electronic apparatus
[patent_app_type] => utility
[patent_app_number] => 16/487974
[patent_app_country] => US
[patent_app_date] => 2018-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 6443
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16487974
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/487974 | Semiconductor device and electronic apparatus | Feb 25, 2018 | Issued |
Array
(
[id] => 12873172
[patent_doc_number] => 20180182899
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-28
[patent_title] => MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/900845
[patent_app_country] => US
[patent_app_date] => 2018-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 45635
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15900845
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/900845 | Manufacturing method of semiconductor device | Feb 20, 2018 | Issued |
Array
(
[id] => 17607103
[patent_doc_number] => 11335595
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-17
[patent_title] => Method of manufacturing a semiconductor element front side electrode
[patent_app_type] => utility
[patent_app_number] => 16/481995
[patent_app_country] => US
[patent_app_date] => 2018-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 10330
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16481995
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/481995 | Method of manufacturing a semiconductor element front side electrode | Feb 6, 2018 | Issued |
Array
(
[id] => 12800923
[patent_doc_number] => 20180158810
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-07
[patent_title] => SEMICONDUCTOR PACKAGE AND METHOD OF FABRICATING SAME
[patent_app_type] => utility
[patent_app_number] => 15/889957
[patent_app_country] => US
[patent_app_date] => 2018-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4578
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15889957
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/889957 | Semiconductor package having mold layer with curved corner and method of fabricating same | Feb 5, 2018 | Issued |
Array
(
[id] => 13363651
[patent_doc_number] => 20180233365
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => PLASMA ASSISTED DOPING ON GERMANIUM
[patent_app_type] => utility
[patent_app_number] => 15/889828
[patent_app_country] => US
[patent_app_date] => 2018-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4681
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15889828
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/889828 | Plasma assisted doping on germanium | Feb 5, 2018 | Issued |
Array
(
[id] => 13131725
[patent_doc_number] => 10083801
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-25
[patent_title] => Continuous process for producing electrodes for supercapacitors having high energy densities
[patent_app_type] => utility
[patent_app_number] => 15/888461
[patent_app_country] => US
[patent_app_date] => 2018-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 23
[patent_no_of_words] => 20692
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15888461
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/888461 | Continuous process for producing electrodes for supercapacitors having high energy densities | Feb 4, 2018 | Issued |
Array
(
[id] => 13121611
[patent_doc_number] => 10079161
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-18
[patent_title] => Method for producing a semiconductor package
[patent_app_type] => utility
[patent_app_number] => 15/884979
[patent_app_country] => US
[patent_app_date] => 2018-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 20
[patent_no_of_words] => 4292
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15884979
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/884979 | Method for producing a semiconductor package | Jan 30, 2018 | Issued |
Array
(
[id] => 13006391
[patent_doc_number] => 10026871
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-17
[patent_title] => Method for producing an optoelectronic device with a contact area of accurately and reproducibly defined size
[patent_app_type] => utility
[patent_app_number] => 15/878634
[patent_app_country] => US
[patent_app_date] => 2018-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3560
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15878634
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/878634 | Method for producing an optoelectronic device with a contact area of accurately and reproducibly defined size | Jan 23, 2018 | Issued |
Array
(
[id] => 14985191
[patent_doc_number] => 10446516
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-15
[patent_title] => Semiconductor package structure
[patent_app_type] => utility
[patent_app_number] => 15/877400
[patent_app_country] => US
[patent_app_date] => 2018-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2480
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15877400
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/877400 | Semiconductor package structure | Jan 22, 2018 | Issued |
Array
(
[id] => 14285203
[patent_doc_number] => 20190139886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-09
[patent_title] => PACKAGE STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/877398
[patent_app_country] => US
[patent_app_date] => 2018-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8381
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15877398
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/877398 | Package structure with porous conductive structure and manufacturing method thereof | Jan 22, 2018 | Issued |