
Ly D. Pham
Examiner (ID: 15722)
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2827, 2818, 2713 |
| Total Applications | 2164 |
| Issued Applications | 2016 |
| Pending Applications | 83 |
| Abandoned Applications | 106 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11746425
[patent_doc_number] => 20170200498
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-13
[patent_title] => 'DATA CLOCK SYNCHRONIZATION IN HYBRID MEMORY MODULES'
[patent_app_type] => utility
[patent_app_number] => 15/470650
[patent_app_country] => US
[patent_app_date] => 2017-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7748
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15470650
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/470650 | DATA CLOCK SYNCHRONIZATION IN HYBRID MEMORY MODULES | Mar 26, 2017 | Abandoned |
Array
(
[id] => 12415098
[patent_doc_number] => 09971975
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-15
[patent_title] => Optimal data eye for improved Vref margin
[patent_app_type] => utility
[patent_app_number] => 15/467775
[patent_app_country] => US
[patent_app_date] => 2017-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5899
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15467775
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/467775 | Optimal data eye for improved Vref margin | Mar 22, 2017 | Issued |
Array
(
[id] => 14617999
[patent_doc_number] => 10361712
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-23
[patent_title] => Non-binary context mixing compressor/decompressor
[patent_app_type] => utility
[patent_app_number] => 15/458651
[patent_app_country] => US
[patent_app_date] => 2017-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 23
[patent_no_of_words] => 12849
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15458651
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/458651 | Non-binary context mixing compressor/decompressor | Mar 13, 2017 | Issued |
Array
(
[id] => 11960973
[patent_doc_number] => 20170265124
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-14
[patent_title] => 'Home Wireless Discovery'
[patent_app_type] => utility
[patent_app_number] => 15/455041
[patent_app_country] => US
[patent_app_date] => 2017-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 13265
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15455041
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/455041 | Home wireless discovery | Mar 8, 2017 | Issued |
Array
(
[id] => 13030335
[patent_doc_number] => 10037790
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-31
[patent_title] => Word line auto-booting in a spin-torque magnetic memery having local source lines
[patent_app_type] => utility
[patent_app_number] => 15/452831
[patent_app_country] => US
[patent_app_date] => 2017-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 12643
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 283
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15452831
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/452831 | Word line auto-booting in a spin-torque magnetic memery having local source lines | Mar 7, 2017 | Issued |
Array
(
[id] => 12033581
[patent_doc_number] => 20170323679
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-09
[patent_title] => 'High Sum-Rate Write-Once Memory'
[patent_app_type] => utility
[patent_app_number] => 15/444733
[patent_app_country] => US
[patent_app_date] => 2017-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 12332
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15444733
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/444733 | High sum-rate write-once memory | Feb 27, 2017 | Issued |
Array
(
[id] => 13056727
[patent_doc_number] => 10049759
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-14
[patent_title] => Reducing verification checks when programming a memory device
[patent_app_type] => utility
[patent_app_number] => 15/443847
[patent_app_country] => US
[patent_app_date] => 2017-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 11594
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15443847
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/443847 | Reducing verification checks when programming a memory device | Feb 26, 2017 | Issued |
Array
(
[id] => 11694342
[patent_doc_number] => 20170170059
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-15
[patent_title] => 'MEMS GRID FOR MANIPULATING STRUCTURAL PARAMETERS OF MEMS DEVICES'
[patent_app_type] => utility
[patent_app_number] => 15/442085
[patent_app_country] => US
[patent_app_date] => 2017-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 9620
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15442085
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/442085 | MEMS grid for manipulating structural parameters of MEMS devices | Feb 23, 2017 | Issued |
Array
(
[id] => 12030625
[patent_doc_number] => 20170320724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-09
[patent_title] => 'MEMS GRID FOR MANIPULATING STRUCTURAL PARAMETERS OF MEMS DEVICES'
[patent_app_type] => utility
[patent_app_number] => 15/441887
[patent_app_country] => US
[patent_app_date] => 2017-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 9620
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15441887
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/441887 | MEMS grid for manipulating structural parameters of MEMS devices | Feb 23, 2017 | Issued |
Array
(
[id] => 11665935
[patent_doc_number] => 20170154652
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-01
[patent_title] => 'SEMICONDUCTOR DEVICE, MEMORY DEVICE, AND ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/428207
[patent_app_country] => US
[patent_app_date] => 2017-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 26426
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15428207
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/428207 | Semiconductor device, memory device, and electronic device | Feb 8, 2017 | Issued |
Array
(
[id] => 13174149
[patent_doc_number] => 10103199
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-16
[patent_title] => Magnetic memory
[patent_app_type] => utility
[patent_app_number] => 15/421053
[patent_app_country] => US
[patent_app_date] => 2017-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 6637
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15421053
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/421053 | Magnetic memory | Jan 30, 2017 | Issued |
Array
(
[id] => 11622922
[patent_doc_number] => 20170133109
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-11
[patent_title] => 'SEMICONDUCTOR APPARATUS AND REPAIR METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/412268
[patent_app_country] => US
[patent_app_date] => 2017-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4014
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15412268
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/412268 | Semiconductor apparatus and repair method thereof | Jan 22, 2017 | Issued |
Array
(
[id] => 12573387
[patent_doc_number] => 10020053
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-10
[patent_title] => Multi-level phase change device
[patent_app_type] => utility
[patent_app_number] => 15/406221
[patent_app_country] => US
[patent_app_date] => 2017-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5163
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15406221
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/406221 | Multi-level phase change device | Jan 12, 2017 | Issued |
Array
(
[id] => 11606370
[patent_doc_number] => 20170123673
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-04
[patent_title] => 'MEMORY SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/402522
[patent_app_country] => US
[patent_app_date] => 2017-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 11573
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15402522
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/402522 | Memory system | Jan 9, 2017 | Issued |
Array
(
[id] => 11939425
[patent_doc_number] => 20170243575
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-24
[patent_title] => 'Computer-Implemented Method And Apparatus For Generating Grapheme-To-Phoneme Model'
[patent_app_type] => utility
[patent_app_number] => 15/391907
[patent_app_country] => US
[patent_app_date] => 2016-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4015
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15391907
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/391907 | Computer-implemented method and apparatus for generating grapheme-to-phoneme model | Dec 27, 2016 | Issued |
Array
(
[id] => 12844033
[patent_doc_number] => 20180173184
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-21
[patent_title] => GRAPH-BASED DATA ANALYSIS FOR SENSOR NETWORKS
[patent_app_type] => utility
[patent_app_number] => 15/381710
[patent_app_country] => US
[patent_app_date] => 2016-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7921
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15381710
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/381710 | Graph-based data analysis for sensor networks | Dec 15, 2016 | Issued |
Array
(
[id] => 11607771
[patent_doc_number] => 20170125074
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-04
[patent_title] => 'SYSTEMS AND METHODS OF PIPELINED OUTPUT LATCHING INVOLVING SYNCHRONOUS MEMORY ARRAYS'
[patent_app_type] => utility
[patent_app_number] => 15/377981
[patent_app_country] => US
[patent_app_date] => 2016-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 10661
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15377981
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/377981 | Systems and methods of pipelined output latching involving synchronous memory arrays | Dec 12, 2016 | Issued |
Array
(
[id] => 16233135
[patent_doc_number] => 10740688
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-11
[patent_title] => Impedance-matched microwave quantum circuit systems
[patent_app_type] => utility
[patent_app_number] => 15/377005
[patent_app_country] => US
[patent_app_date] => 2016-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 9587
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15377005
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/377005 | Impedance-matched microwave quantum circuit systems | Dec 12, 2016 | Issued |
Array
(
[id] => 13005657
[patent_doc_number] => 10026499
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-17
[patent_title] => Memory testing system
[patent_app_type] => utility
[patent_app_number] => 15/369670
[patent_app_country] => US
[patent_app_date] => 2016-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8696
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15369670
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/369670 | Memory testing system | Dec 4, 2016 | Issued |
Array
(
[id] => 11939497
[patent_doc_number] => 20170243647
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-24
[patent_title] => 'STATE-CHANGEABLE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/366352
[patent_app_country] => US
[patent_app_date] => 2016-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5622
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15366352
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/366352 | State-changeable device | Nov 30, 2016 | Issued |