
Ly D. Pham
Examiner (ID: 15722)
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2827, 2818, 2713 |
| Total Applications | 2164 |
| Issued Applications | 2016 |
| Pending Applications | 83 |
| Abandoned Applications | 106 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11517251
[patent_doc_number] => 20170084325
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/365358
[patent_app_country] => US
[patent_app_date] => 2016-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 6559
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15365358
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/365358 | Semiconductor memory device | Nov 29, 2016 | Issued |
Array
(
[id] => 11502582
[patent_doc_number] => 20170076767
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'SEMICONDUCTOR DEVICES HAVING INITIALIZATION CIRCUITS AND SEMICONDUCTOR SYSTEMS INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/344124
[patent_app_country] => US
[patent_app_date] => 2016-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6182
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15344124
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/344124 | Semiconductor devices having initialization circuits and semiconductor systems including the same | Nov 3, 2016 | Issued |
Array
(
[id] => 11592630
[patent_doc_number] => 20170117043
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-27
[patent_title] => 'MEMORY WRITE DRIVER, METHOD AND SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/337576
[patent_app_country] => US
[patent_app_date] => 2016-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 12680
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15337576
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/337576 | Memory write driver, method and system | Oct 27, 2016 | Issued |
Array
(
[id] => 13043585
[patent_doc_number] => 10043936
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-08-07
[patent_title] => Avalanche diode, and a process of manufacturing an avalanche diode
[patent_app_type] => utility
[patent_app_number] => 15/336368
[patent_app_country] => US
[patent_app_date] => 2016-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 33
[patent_no_of_words] => 5437
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15336368
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/336368 | Avalanche diode, and a process of manufacturing an avalanche diode | Oct 26, 2016 | Issued |
Array
(
[id] => 11701542
[patent_doc_number] => 09691466
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-06-27
[patent_title] => 'Memory device including refresh controller'
[patent_app_type] => utility
[patent_app_number] => 15/331030
[patent_app_country] => US
[patent_app_date] => 2016-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 7291
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15331030
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/331030 | Memory device including refresh controller | Oct 20, 2016 | Issued |
Array
(
[id] => 11910962
[patent_doc_number] => 09779781
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-10-03
[patent_title] => 'Memory module battery backup'
[patent_app_type] => utility
[patent_app_number] => 15/331028
[patent_app_country] => US
[patent_app_date] => 2016-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4895
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15331028
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/331028 | Memory module battery backup | Oct 20, 2016 | Issued |
Array
(
[id] => 14850879
[patent_doc_number] => 10414149
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-17
[patent_title] => Material estimate for fabrication of three-dimensional object
[patent_app_type] => utility
[patent_app_number] => 15/299849
[patent_app_country] => US
[patent_app_date] => 2016-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5834
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15299849
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/299849 | Material estimate for fabrication of three-dimensional object | Oct 20, 2016 | Issued |
Array
(
[id] => 11404626
[patent_doc_number] => 20170025164
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-26
[patent_title] => 'MEMORY DEVICE COMPRISING ELECTRICALLY FLOATING BODY TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 15/287903
[patent_app_country] => US
[patent_app_date] => 2016-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 60
[patent_figures_cnt] => 60
[patent_no_of_words] => 20806
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15287903
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/287903 | Memory device comprising electrically floating body transistor | Oct 6, 2016 | Issued |
Array
(
[id] => 11404626
[patent_doc_number] => 20170025164
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-26
[patent_title] => 'MEMORY DEVICE COMPRISING ELECTRICALLY FLOATING BODY TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 15/287903
[patent_app_country] => US
[patent_app_date] => 2016-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 60
[patent_figures_cnt] => 60
[patent_no_of_words] => 20806
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15287903
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/287903 | Memory device comprising electrically floating body transistor | Oct 6, 2016 | Issued |
Array
(
[id] => 11925409
[patent_doc_number] => 09792994
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-10-17
[patent_title] => 'Bulk modulation scheme to reduce I/O pin capacitance'
[patent_app_type] => utility
[patent_app_number] => 15/278684
[patent_app_country] => US
[patent_app_date] => 2016-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 33
[patent_no_of_words] => 9446
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15278684
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/278684 | Bulk modulation scheme to reduce I/O pin capacitance | Sep 27, 2016 | Issued |
Array
(
[id] => 12114833
[patent_doc_number] => 09870828
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-16
[patent_title] => 'Non-volatile semiconductor memory and erasing method thereof'
[patent_app_type] => utility
[patent_app_number] => 15/277992
[patent_app_country] => US
[patent_app_date] => 2016-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 5666
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15277992
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/277992 | Non-volatile semiconductor memory and erasing method thereof | Sep 26, 2016 | Issued |
Array
(
[id] => 11890741
[patent_doc_number] => 09761304
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-09-12
[patent_title] => 'Write-bitline control in multicore SRAM arrays'
[patent_app_type] => utility
[patent_app_number] => 15/277026
[patent_app_country] => US
[patent_app_date] => 2016-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 4344
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15277026
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/277026 | Write-bitline control in multicore SRAM arrays | Sep 26, 2016 | Issued |
Array
(
[id] => 11385746
[patent_doc_number] => 20170011801
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-12
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND OPERATING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/274602
[patent_app_country] => US
[patent_app_date] => 2016-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 13530
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15274602
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/274602 | SEMICONDUCTOR MEMORY DEVICE AND OPERATING METHOD THEREOF | Sep 22, 2016 | Abandoned |
Array
(
[id] => 12263539
[patent_doc_number] => 20180082735
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'LOW ACTIVE POWER WRITE DRIVER WITH REDUCED-POWER BOOST CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 15/271516
[patent_app_country] => US
[patent_app_date] => 2016-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8988
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15271516
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/271516 | Low active power write driver with reduced-power boost circuit | Sep 20, 2016 | Issued |
Array
(
[id] => 13084705
[patent_doc_number] => 10062423
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-28
[patent_title] => Low standby power with fast turn on for non-volatile memory devices
[patent_app_type] => utility
[patent_app_number] => 15/268315
[patent_app_country] => US
[patent_app_date] => 2016-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 7597
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15268315
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/268315 | Low standby power with fast turn on for non-volatile memory devices | Sep 15, 2016 | Issued |
Array
(
[id] => 11459783
[patent_doc_number] => 20170053689
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-23
[patent_title] => 'MEMORY SYSTEM AND CACHE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 15/267206
[patent_app_country] => US
[patent_app_date] => 2016-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7458
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15267206
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/267206 | Memory system and cache memory | Sep 15, 2016 | Issued |
Array
(
[id] => 11584641
[patent_doc_number] => 09639281
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-05-02
[patent_title] => 'Data clock synchronization in hybrid memory modules'
[patent_app_type] => utility
[patent_app_number] => 15/267046
[patent_app_country] => US
[patent_app_date] => 2016-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7745
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15267046
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/267046 | Data clock synchronization in hybrid memory modules | Sep 14, 2016 | Issued |
Array
(
[id] => 13144477
[patent_doc_number] => 10089574
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-02
[patent_title] => Neuron circuits
[patent_app_type] => utility
[patent_app_number] => 15/264768
[patent_app_country] => US
[patent_app_date] => 2016-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 4040
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15264768
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/264768 | Neuron circuits | Sep 13, 2016 | Issued |
Array
(
[id] => 11622875
[patent_doc_number] => 20170133062
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-11
[patent_title] => 'ACCESSING OR INTERCONNECTING INTEGRATED CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 15/264203
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 12222
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15264203
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/264203 | Accessing or interconnecting integrated circuits | Sep 12, 2016 | Issued |
Array
(
[id] => 11502585
[patent_doc_number] => 20170076770
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'MAGNETIC MEMORY'
[patent_app_type] => utility
[patent_app_number] => 15/263852
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7093
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15263852
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/263852 | MAGNETIC MEMORY | Sep 12, 2016 | Abandoned |