
Ly D. Pham
Examiner (ID: 15722)
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2827, 2818, 2713 |
| Total Applications | 2164 |
| Issued Applications | 2016 |
| Pending Applications | 83 |
| Abandoned Applications | 106 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9390813
[patent_doc_number] => 08687425
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-01
[patent_title] => 'Nonvolatile memory device, method for operating the same, and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 13/610810
[patent_app_country] => US
[patent_app_date] => 2012-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 30
[patent_no_of_words] => 9322
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13610810
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/610810 | Nonvolatile memory device, method for operating the same, and method for fabricating the same | Sep 10, 2012 | Issued |
Array
(
[id] => 9577007
[patent_doc_number] => 08767434
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-01
[patent_title] => 'E-fuse array circuit'
[patent_app_type] => utility
[patent_app_number] => 13/610802
[patent_app_country] => US
[patent_app_date] => 2012-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3093
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13610802
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/610802 | E-fuse array circuit | Sep 10, 2012 | Issued |
Array
(
[id] => 9851622
[patent_doc_number] => 08953362
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-10
[patent_title] => 'Resistive devices and methods of operation thereof'
[patent_app_type] => utility
[patent_app_number] => 13/610690
[patent_app_country] => US
[patent_app_date] => 2012-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 29
[patent_no_of_words] => 9415
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13610690
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/610690 | Resistive devices and methods of operation thereof | Sep 10, 2012 | Issued |
Array
(
[id] => 9583878
[patent_doc_number] => 08773883
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-08
[patent_title] => 'System and memory module'
[patent_app_type] => utility
[patent_app_number] => 13/610282
[patent_app_country] => US
[patent_app_date] => 2012-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7403
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13610282
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/610282 | System and memory module | Sep 10, 2012 | Issued |
Array
(
[id] => 8731857
[patent_doc_number] => 20130077426
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-28
[patent_title] => 'SEMICONDUCTOR STORAGE APPARATUS AND SEMICONDUCTOR INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/609650
[patent_app_country] => US
[patent_app_date] => 2012-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6645
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13609650
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/609650 | Semiconductor storage apparatus and semiconductor integrated circuit | Sep 10, 2012 | Issued |
Array
(
[id] => 8565162
[patent_doc_number] => 20120327733
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-27
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/602878
[patent_app_country] => US
[patent_app_date] => 2012-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9170
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13602878
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/602878 | Semiconductor memory device | Sep 3, 2012 | Issued |
Array
(
[id] => 9014890
[patent_doc_number] => 20130229854
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-05
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/600448
[patent_app_country] => US
[patent_app_date] => 2012-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6705
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13600448
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/600448 | Semiconductor memory device | Aug 30, 2012 | Issued |
Array
(
[id] => 8996540
[patent_doc_number] => 08520437
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-27
[patent_title] => 'High read speed memory with gate isolation'
[patent_app_type] => utility
[patent_app_number] => 13/600527
[patent_app_country] => US
[patent_app_date] => 2012-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 14727
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13600527
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/600527 | High read speed memory with gate isolation | Aug 30, 2012 | Issued |
Array
(
[id] => 8778772
[patent_doc_number] => 20130100747
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-25
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND METHOD OF OPERATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/599706
[patent_app_country] => US
[patent_app_date] => 2012-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4423
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13599706
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/599706 | Semiconductor memory device and method of operating the same | Aug 29, 2012 | Issued |
Array
(
[id] => 9924628
[patent_doc_number] => 08982602
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-17
[patent_title] => 'Memory devices, circuits and, methods that apply different electrical conditions in access operations'
[patent_app_type] => utility
[patent_app_number] => 13/600144
[patent_app_country] => US
[patent_app_date] => 2012-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 26
[patent_no_of_words] => 6350
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13600144
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/600144 | Memory devices, circuits and, methods that apply different electrical conditions in access operations | Aug 29, 2012 | Issued |
Array
(
[id] => 9456798
[patent_doc_number] => 08717814
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-06
[patent_title] => '3-D nonvolatile memory device and method of manufacturing the same, and memory system including the 3-D nonvolatile memory device'
[patent_app_type] => utility
[patent_app_number] => 13/599616
[patent_app_country] => US
[patent_app_date] => 2012-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 23
[patent_no_of_words] => 11759
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13599616
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/599616 | 3-D nonvolatile memory device and method of manufacturing the same, and memory system including the 3-D nonvolatile memory device | Aug 29, 2012 | Issued |
Array
(
[id] => 9664079
[patent_doc_number] => 08811076
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-19
[patent_title] => 'Systems and methods of updating read voltages'
[patent_app_type] => utility
[patent_app_number] => 13/599854
[patent_app_country] => US
[patent_app_date] => 2012-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 11167
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13599854
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/599854 | Systems and methods of updating read voltages | Aug 29, 2012 | Issued |
Array
(
[id] => 9429194
[patent_doc_number] => 08705276
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-22
[patent_title] => 'Semiconductor memory device, reading method thereof, and data storage device having the same'
[patent_app_type] => utility
[patent_app_number] => 13/599814
[patent_app_country] => US
[patent_app_date] => 2012-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 8430
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13599814
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/599814 | Semiconductor memory device, reading method thereof, and data storage device having the same | Aug 29, 2012 | Issued |
Array
(
[id] => 9553883
[patent_doc_number] => 08760943
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-24
[patent_title] => 'Semiconductor apparatus'
[patent_app_type] => utility
[patent_app_number] => 13/599730
[patent_app_country] => US
[patent_app_date] => 2012-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 20783
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13599730
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/599730 | Semiconductor apparatus | Aug 29, 2012 | Issued |
Array
(
[id] => 9470762
[patent_doc_number] => 08724405
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-13
[patent_title] => 'Semiconductor apparatus'
[patent_app_type] => utility
[patent_app_number] => 13/599910
[patent_app_country] => US
[patent_app_date] => 2012-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3338
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13599910
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/599910 | Semiconductor apparatus | Aug 29, 2012 | Issued |
Array
(
[id] => 9337178
[patent_doc_number] => 20140063959
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-06
[patent_title] => 'MEMORY ARRAY WITH POWER-EFFICIENT READ ARCHITECTURE'
[patent_app_type] => utility
[patent_app_number] => 13/599962
[patent_app_country] => US
[patent_app_date] => 2012-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6232
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13599962
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/599962 | Memory array with power-efficient read architecture | Aug 29, 2012 | Issued |
Array
(
[id] => 8648404
[patent_doc_number] => 20130034134
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-07
[patent_title] => 'Adjusting Clock Error Across A Circuit Interface'
[patent_app_type] => utility
[patent_app_number] => 13/584091
[patent_app_country] => US
[patent_app_date] => 2012-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 10555
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13584091
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/584091 | Adjusting clock error across a circuit interface | Aug 12, 2012 | Issued |
Array
(
[id] => 8910901
[patent_doc_number] => 08482973
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-09
[patent_title] => 'Nonvolatile memory cell operating by increasing order in polycrystalline semiconductor material'
[patent_app_type] => utility
[patent_app_number] => 13/568834
[patent_app_country] => US
[patent_app_date] => 2012-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 7464
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13568834
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/568834 | Nonvolatile memory cell operating by increasing order in polycrystalline semiconductor material | Aug 6, 2012 | Issued |
Array
(
[id] => 8910901
[patent_doc_number] => 08482973
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-09
[patent_title] => 'Nonvolatile memory cell operating by increasing order in polycrystalline semiconductor material'
[patent_app_type] => utility
[patent_app_number] => 13/568834
[patent_app_country] => US
[patent_app_date] => 2012-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 7464
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13568834
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/568834 | Nonvolatile memory cell operating by increasing order in polycrystalline semiconductor material | Aug 6, 2012 | Issued |
Array
(
[id] => 8910901
[patent_doc_number] => 08482973
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-09
[patent_title] => 'Nonvolatile memory cell operating by increasing order in polycrystalline semiconductor material'
[patent_app_type] => utility
[patent_app_number] => 13/568834
[patent_app_country] => US
[patent_app_date] => 2012-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 7464
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13568834
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/568834 | Nonvolatile memory cell operating by increasing order in polycrystalline semiconductor material | Aug 6, 2012 | Issued |