
Ly D. Pham
Examiner (ID: 15722)
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2827, 2818, 2713 |
| Total Applications | 2164 |
| Issued Applications | 2016 |
| Pending Applications | 83 |
| Abandoned Applications | 106 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19582339
[patent_doc_number] => 12148465
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-19
[patent_title] => Method of operating an integrated circuit and integrated circuit
[patent_app_type] => utility
[patent_app_number] => 18/295154
[patent_app_country] => US
[patent_app_date] => 2023-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 17617
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18295154
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/295154 | Method of operating an integrated circuit and integrated circuit | Apr 2, 2023 | Issued |
Array
(
[id] => 18532999
[patent_doc_number] => 20230238074
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-27
[patent_title] => ECC BUFFER REDUCTION IN A MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/295130
[patent_app_country] => US
[patent_app_date] => 2023-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8674
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18295130
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/295130 | ECC buffer reduction in a memory device | Apr 2, 2023 | Issued |
Array
(
[id] => 18712555
[patent_doc_number] => 20230335188
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-19
[patent_title] => MEMORY MODULE WITH IMPROVED TIMING ADAPTIVITY OF SENSING AMPLIFICATION
[patent_app_type] => utility
[patent_app_number] => 18/129196
[patent_app_country] => US
[patent_app_date] => 2023-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7639
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18129196
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/129196 | Memory module with improved timing adaptivity of sensing amplification | Mar 30, 2023 | Issued |
Array
(
[id] => 19951067
[patent_doc_number] => 12322437
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-03
[patent_title] => Memory chip and memory system including the same
[patent_app_type] => utility
[patent_app_number] => 18/189756
[patent_app_country] => US
[patent_app_date] => 2023-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 18
[patent_no_of_words] => 4482
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18189756
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/189756 | Memory chip and memory system including the same | Mar 23, 2023 | Issued |
Array
(
[id] => 18514390
[patent_doc_number] => 20230230645
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-20
[patent_title] => MEDIA MANAGEMENT OPERATIONS BASED ON HEALTH CHARACTERISTICS OF MEMORY CELLS
[patent_app_type] => utility
[patent_app_number] => 18/125595
[patent_app_country] => US
[patent_app_date] => 2023-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10892
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18125595
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/125595 | Media management operations based on health characteristics of memory cells | Mar 22, 2023 | Issued |
Array
(
[id] => 18501122
[patent_doc_number] => 20230223938
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-13
[patent_title] => MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/125081
[patent_app_country] => US
[patent_app_date] => 2023-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13966
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18125081
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/125081 | Memory device | Mar 21, 2023 | Issued |
Array
(
[id] => 19552898
[patent_doc_number] => 12136611
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-05
[patent_title] => Displaying apparatus having light emitting device, method of manufacturing the same and method of transferring light emitting device
[patent_app_type] => utility
[patent_app_number] => 18/123321
[patent_app_country] => US
[patent_app_date] => 2023-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 51
[patent_figures_cnt] => 16
[patent_no_of_words] => 31774
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18123321
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/123321 | Displaying apparatus having light emitting device, method of manufacturing the same and method of transferring light emitting device | Mar 18, 2023 | Issued |
Array
(
[id] => 18945561
[patent_doc_number] => 20240040700
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => SEMICONDUCTOR STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/182440
[patent_app_country] => US
[patent_app_date] => 2023-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17351
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18182440
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/182440 | SEMICONDUCTOR STORAGE DEVICE | Mar 12, 2023 | Pending |
Array
(
[id] => 19842556
[patent_doc_number] => 12254955
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-18
[patent_title] => High-speed multiplexer for reducing glitch power
[patent_app_type] => utility
[patent_app_number] => 18/173572
[patent_app_country] => US
[patent_app_date] => 2023-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 9239
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18173572
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/173572 | High-speed multiplexer for reducing glitch power | Feb 22, 2023 | Issued |
Array
(
[id] => 19244349
[patent_doc_number] => 12014800
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-18
[patent_title] => Low standby power with fast turn on method for non-volatile memory devices
[patent_app_type] => utility
[patent_app_number] => 18/108762
[patent_app_country] => US
[patent_app_date] => 2023-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 7694
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18108762
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/108762 | Low standby power with fast turn on method for non-volatile memory devices | Feb 12, 2023 | Issued |
Array
(
[id] => 19305233
[patent_doc_number] => 20240233813
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => DUMMY DATA-BASED READ REFERENCE VOLTAGE SEARCH OF NAND MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/162742
[patent_app_country] => US
[patent_app_date] => 2023-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11546
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18162742
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/162742 | Dummy data-based read reference voltage search of NAND memory | Jan 31, 2023 | Issued |
Array
(
[id] => 19639498
[patent_doc_number] => 12170111
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-17
[patent_title] => Nonvolatile memory device including selection transistors and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 18/103496
[patent_app_country] => US
[patent_app_date] => 2023-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 21
[patent_no_of_words] => 10235
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18103496
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/103496 | Nonvolatile memory device including selection transistors and operating method thereof | Jan 30, 2023 | Issued |
Array
(
[id] => 19093697
[patent_doc_number] => 11955161
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-09
[patent_title] => Command-triggered data clock distribution mode
[patent_app_type] => utility
[patent_app_number] => 18/103386
[patent_app_country] => US
[patent_app_date] => 2023-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 8165
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18103386
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/103386 | Command-triggered data clock distribution mode | Jan 29, 2023 | Issued |
Array
(
[id] => 19347169
[patent_doc_number] => 20240256132
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => REMAPPING BAD BLOCKS IN A MEMORY SUB-SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/103183
[patent_app_country] => US
[patent_app_date] => 2023-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8044
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18103183
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/103183 | Remapping bad blocks in a memory sub-system | Jan 29, 2023 | Issued |
Array
(
[id] => 18615521
[patent_doc_number] => 20230282258
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-07
[patent_title] => FINITE TIME COUNTING PERIOD COUNTING OF INFINITE DATA STREAMS
[patent_app_type] => utility
[patent_app_number] => 18/160292
[patent_app_country] => US
[patent_app_date] => 2023-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11898
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18160292
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/160292 | Finite time counting period counting of infinite data streams | Jan 25, 2023 | Issued |
Array
(
[id] => 19016068
[patent_doc_number] => 11923008
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-05
[patent_title] => Ternary content addressable memory and decision generation method for the same
[patent_app_type] => utility
[patent_app_number] => 18/155827
[patent_app_country] => US
[patent_app_date] => 2023-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 19
[patent_no_of_words] => 7037
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 279
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18155827
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/155827 | Ternary content addressable memory and decision generation method for the same | Jan 17, 2023 | Issued |
Array
(
[id] => 19101662
[patent_doc_number] => 20240120890
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-11
[patent_title] => SENSING AND AMPLIFYING CIRCUIT RELATED TO A SENSING MARGIN
[patent_app_type] => utility
[patent_app_number] => 18/098576
[patent_app_country] => US
[patent_app_date] => 2023-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5538
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18098576
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/098576 | SENSING AND AMPLIFYING CIRCUIT RELATED TO A SENSING MARGIN | Jan 17, 2023 | Pending |
Array
(
[id] => 18378160
[patent_doc_number] => 20230153247
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-18
[patent_title] => MEMORY DEVICES SUPPORTING READ/MODIFY/WRITE MEMORY OPERATIONS INVOLVING BOTH VOLATILE MEMORY AND NONVOLATILE MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/096034
[patent_app_country] => US
[patent_app_date] => 2023-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2394
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18096034
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/096034 | MEMORY DEVICES SUPPORTING READ/MODIFY/WRITE MEMORY OPERATIONS INVOLVING BOTH VOLATILE MEMORY AND NONVOLATILE MEMORY | Jan 11, 2023 | Abandoned |
Array
(
[id] => 19842518
[patent_doc_number] => 12254917
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-18
[patent_title] => Power supply circuit, memory, testing device, memory system, and electronic device
[patent_app_type] => utility
[patent_app_number] => 18/090065
[patent_app_country] => US
[patent_app_date] => 2022-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 19
[patent_no_of_words] => 11495
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18090065
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/090065 | Power supply circuit, memory, testing device, memory system, and electronic device | Dec 27, 2022 | Issued |
Array
(
[id] => 19679070
[patent_doc_number] => 12190941
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-07
[patent_title] => Memory cell and memory device thereof
[patent_app_type] => utility
[patent_app_number] => 18/147015
[patent_app_country] => US
[patent_app_date] => 2022-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 4083
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18147015
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/147015 | Memory cell and memory device thereof | Dec 27, 2022 | Issued |