Ly Hua

Array ( [id] => 3997474 [patent_doc_number] => 05862323 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-19 [patent_title] => 'Retrieving plain-text passwords from a main registry by a plurality of foreign registries' [patent_app_type] => 1 [patent_app_number] => 8/557754 [patent_app_country] => US [patent_app_date] => 1995-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 13550 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/862/05862323.pdf [firstpage_image] =>[orig_patent_app_number] => 557754 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1596024 [patent_doc_number] => 06484269 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-19 [patent_title] => 'Data storage system and method with improved data integrity value calculation' [patent_app_type] => B1 [patent_app_number] => 08/556205 [patent_app_country] => US [patent_app_date] => 1995-11-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3474 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/484/06484269.pdf [firstpage_image] =>[orig_patent_app_number] => 08556205 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3997362 [patent_doc_number] => 05862318 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-19 [patent_title] => 'System for generating a gapless series of identity values' [patent_app_type] => 1 [patent_app_number] => 8/548677 [patent_app_country] => US [patent_app_date] => 1995-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3391 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/862/05862318.pdf [firstpage_image] =>[orig_patent_app_number] => 548677 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3744776 [patent_doc_number] => 05694541 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-02 [patent_title] => 'System console terminal for fault tolerant computer system' [patent_app_type] => 1 [patent_app_number] => 8/546347 [patent_app_country] => US [patent_app_date] => 1995-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 7698 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 302 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/694/05694541.pdf [firstpage_image] =>[orig_patent_app_number] => 546347 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3854311 [patent_doc_number] => 05708775 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-13 [patent_title] => 'Fault information notification system localized at each network server' [patent_app_type] => 1 [patent_app_number] => 8/543917 [patent_app_country] => US [patent_app_date] => 1995-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 5095 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/708/05708775.pdf [firstpage_image] =>[orig_patent_app_number] => 543917 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3665359 [patent_doc_number] => 05623500 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-22 [patent_title] => 'Event qualified test architecture' [patent_app_type] => 1 [patent_app_number] => 8/542746 [patent_app_country] => US [patent_app_date] => 1995-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 20 [patent_no_of_words] => 12829 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/623/05623500.pdf [firstpage_image] =>[orig_patent_app_number] => 542746 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3750337 [patent_doc_number] => 05699502 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-16 [patent_title] => 'System and method for managing computer system faults' [patent_app_type] => 1 [patent_app_number] => 8/536037 [patent_app_country] => US [patent_app_date] => 1995-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 5777 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/699/05699502.pdf [firstpage_image] =>[orig_patent_app_number] => 536037 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3857741 [patent_doc_number] => 05745673 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-28 [patent_title] => 'Memory architecture for solid state discs' [patent_app_type] => 1 [patent_app_number] => 8/531984 [patent_app_country] => US [patent_app_date] => 1995-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 3392 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/745/05745673.pdf [firstpage_image] =>[orig_patent_app_number] => 531984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3659228 [patent_doc_number] => 05630047 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-13 [patent_title] => 'Method for software error recovery using consistent global checkpoints' [patent_app_type] => 1 [patent_app_number] => 8/526737 [patent_app_country] => US [patent_app_date] => 1995-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 12645 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/630/05630047.pdf [firstpage_image] =>[orig_patent_app_number] => 526737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3894344 [patent_doc_number] => 05799142 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-25 [patent_title] => 'Debugging method and debugging system for multi-task programs' [patent_app_type] => 1 [patent_app_number] => 8/527007 [patent_app_country] => US [patent_app_date] => 1995-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3695 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/799/05799142.pdf [firstpage_image] =>[orig_patent_app_number] => 527007 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3674808 [patent_doc_number] => 05598422 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-28 [patent_title] => 'Digital computer having an error correction code (ECC) system with comparator integrated into re-encoder' [patent_app_type] => 1 [patent_app_number] => 8/531572 [patent_app_country] => US [patent_app_date] => 1995-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4120 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/598/05598422.pdf [firstpage_image] =>[orig_patent_app_number] => 531572 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3917724 [patent_doc_number] => 05751944 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-12 [patent_title] => 'Non-volatile memory system having automatic cycling test function' [patent_app_type] => 1 [patent_app_number] => 8/508797 [patent_app_country] => US [patent_app_date] => 1995-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 6207 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/751/05751944.pdf [firstpage_image] =>[orig_patent_app_number] => 508797 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3718104 [patent_doc_number] => 05655073 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-05 [patent_title] => 'Debugging method and debugger' [patent_app_type] => 1 [patent_app_number] => 8/492978 [patent_app_country] => US [patent_app_date] => 1995-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 5413 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/655/05655073.pdf [firstpage_image] =>[orig_patent_app_number] => 492978 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3945534 [patent_doc_number] => 05935262 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-10 [patent_title] => 'Outputting a network device log file' [patent_app_type] => 1 [patent_app_number] => 8/489116 [patent_app_country] => US [patent_app_date] => 1995-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 35 [patent_no_of_words] => 22858 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/935/05935262.pdf [firstpage_image] =>[orig_patent_app_number] => 489116 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3508757 [patent_doc_number] => 05533036 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-02 [patent_title] => 'Fault tolerant computer memory systems and components employing dual level error correction and detection with disablement feature' [patent_app_type] => 1 [patent_app_number] => 8/486628 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4233 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/533/05533036.pdf [firstpage_image] =>[orig_patent_app_number] => 486628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3951220 [patent_doc_number] => 05872909 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-16 [patent_title] => 'Logic analyzer for software' [patent_app_type] => 1 [patent_app_number] => 8/474298 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 18 [patent_no_of_words] => 13318 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 24 [patent_words_short_claim] => 28 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/872/05872909.pdf [firstpage_image] =>[orig_patent_app_number] => 474298 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3707564 [patent_doc_number] => 05596717 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-21 [patent_title] => 'Four state token passing alignment fault state circuit for microprocessor address misalignment fault generation' [patent_app_type] => 1 [patent_app_number] => 8/478308 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 6265 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 314 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/596/05596717.pdf [firstpage_image] =>[orig_patent_app_number] => 478308 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3661278 [patent_doc_number] => 05606661 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-25 [patent_title] => 'Apparatus and method for scan-based testing in an object-oriented programming environment' [patent_app_type] => 1 [patent_app_number] => 8/472306 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 2752 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/606/05606661.pdf [firstpage_image] =>[orig_patent_app_number] => 472306 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3618751 [patent_doc_number] => 05590134 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-31 [patent_title] => 'Test circuits and method for integrated circuit having memory and non-memory circuits by accumulating bits of a particular logic state' [patent_app_type] => 1 [patent_app_number] => 8/477213 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 43 [patent_figures_cnt] => 82 [patent_no_of_words] => 34667 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/590/05590134.pdf [firstpage_image] =>[orig_patent_app_number] => 477213 [rel_patent_id] =>[rel_patent_doc_number] =>)