| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3428199
[patent_doc_number] => 05394543
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-02-28
[patent_title] => 'Knowledge based machine initiated maintenance system'
[patent_app_type] => 1
[patent_app_number] => 8/040166
[patent_app_country] => US
[patent_app_date] => 1993-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5713
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/394/05394543.pdf
[firstpage_image] =>[orig_patent_app_number] => 040166
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/040166 | Knowledge based machine initiated maintenance system | Mar 29, 1993 | Issued |
Array
(
[id] => 3898579
[patent_doc_number] => 05715258
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-02-03
[patent_title] => 'Error detection code processing device'
[patent_app_type] => 1
[patent_app_number] => 8/037664
[patent_app_country] => US
[patent_app_date] => 1993-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2303
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/715/05715258.pdf
[firstpage_image] =>[orig_patent_app_number] => 037664
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/037664 | Error detection code processing device | Mar 23, 1993 | Issued |
Array
(
[id] => 3061143
[patent_doc_number] => 05283791
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-02-01
[patent_title] => 'Error recovery method and apparatus for high performance disk drives'
[patent_app_type] => 1
[patent_app_number] => 8/033423
[patent_app_country] => US
[patent_app_date] => 1993-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3095
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/283/05283791.pdf
[firstpage_image] =>[orig_patent_app_number] => 033423
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/033423 | Error recovery method and apparatus for high performance disk drives | Mar 17, 1993 | Issued |
Array
(
[id] => 3552745
[patent_doc_number] => 05481698
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-01-02
[patent_title] => 'Computer system and job executing method'
[patent_app_type] => 1
[patent_app_number] => 8/031729
[patent_app_country] => US
[patent_app_date] => 1993-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 30
[patent_no_of_words] => 12376
[patent_no_of_claims] => 59
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/481/05481698.pdf
[firstpage_image] =>[orig_patent_app_number] => 031729
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/031729 | Computer system and job executing method | Mar 14, 1993 | Issued |
Array
(
[id] => 3067327
[patent_doc_number] => 05357521
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-10-18
[patent_title] => 'Address sensitive memory testing'
[patent_app_type] => 1
[patent_app_number] => 8/033066
[patent_app_country] => US
[patent_app_date] => 1993-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2753
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/357/05357521.pdf
[firstpage_image] =>[orig_patent_app_number] => 033066
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/033066 | Address sensitive memory testing | Mar 9, 1993 | Issued |
Array
(
[id] => 3109050
[patent_doc_number] => 05319651
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-06-07
[patent_title] => 'Data integrity features for a sort accelerator'
[patent_app_type] => 1
[patent_app_number] => 8/024795
[patent_app_country] => US
[patent_app_date] => 1993-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 29
[patent_no_of_words] => 19297
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/319/05319651.pdf
[firstpage_image] =>[orig_patent_app_number] => 024795
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/024795 | Data integrity features for a sort accelerator | Feb 28, 1993 | Issued |
| 08/013128 | DIGITAL COMPUTER HAVING AN ERROR CORRECTION CODE (ECC) SYSTEM WITH COMPARATOR INTEGRATED INTO RE-ENCODER | Feb 2, 1993 | Abandoned |
Array
(
[id] => 3732675
[patent_doc_number] => 05682394
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-10-28
[patent_title] => 'Fault tolerant computer memory systems and components employing dual level error correction and detection with disablement feature'
[patent_app_type] => 1
[patent_app_number] => 8/012186
[patent_app_country] => US
[patent_app_date] => 1993-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4232
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/682/05682394.pdf
[firstpage_image] =>[orig_patent_app_number] => 012186
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/012186 | Fault tolerant computer memory systems and components employing dual level error correction and detection with disablement feature | Feb 1, 1993 | Issued |
| 08/008828 | DEVICE FOR PROCESSING TRANSMITTED DIGITAL VIDEO SIGNAL | Jan 24, 1993 | Abandoned |
| 08/007396 | TEST DATA FORMATTER | Jan 20, 1993 | Abandoned |
Array
(
[id] => 3100429
[patent_doc_number] => 05278840
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-01-11
[patent_title] => 'Apparatus and method for data induced condition signalling'
[patent_app_type] => 1
[patent_app_number] => 8/005934
[patent_app_country] => US
[patent_app_date] => 1993-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3722
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/278/05278840.pdf
[firstpage_image] =>[orig_patent_app_number] => 005934
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/005934 | Apparatus and method for data induced condition signalling | Jan 14, 1993 | Issued |
Array
(
[id] => 3047270
[patent_doc_number] => 05373514
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-12-13
[patent_title] => 'Three-state bus structure and method for generating test vectors while avoiding contention and/or floating outputs on the three-state bus'
[patent_app_type] => 1
[patent_app_number] => 8/001939
[patent_app_country] => US
[patent_app_date] => 1993-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 6247
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/373/05373514.pdf
[firstpage_image] =>[orig_patent_app_number] => 001939
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/001939 | Three-state bus structure and method for generating test vectors while avoiding contention and/or floating outputs on the three-state bus | Jan 7, 1993 | Issued |
Array
(
[id] => 3439145
[patent_doc_number] => 05463646
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-10-31
[patent_title] => 'Method for error correction of a transmitted data word'
[patent_app_type] => 1
[patent_app_number] => 8/001685
[patent_app_country] => US
[patent_app_date] => 1993-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 3353
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/463/05463646.pdf
[firstpage_image] =>[orig_patent_app_number] => 001685
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/001685 | Method for error correction of a transmitted data word | Jan 6, 1993 | Issued |
Array
(
[id] => 3545557
[patent_doc_number] => 05557622
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-09-17
[patent_title] => 'Method and apparatus for parity generation'
[patent_app_type] => 1
[patent_app_number] => 8/000518
[patent_app_country] => US
[patent_app_date] => 1993-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6544
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/557/05557622.pdf
[firstpage_image] =>[orig_patent_app_number] => 000518
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/000518 | Method and apparatus for parity generation | Jan 3, 1993 | Issued |
Array
(
[id] => 3438400
[patent_doc_number] => 05416919
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-05-16
[patent_title] => 'Semiconductor integrated circuit with functional blocks capable of being individually tested externally'
[patent_app_type] => 1
[patent_app_number] => 7/996853
[patent_app_country] => US
[patent_app_date] => 1992-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 3714
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/416/05416919.pdf
[firstpage_image] =>[orig_patent_app_number] => 996853
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/996853 | Semiconductor integrated circuit with functional blocks capable of being individually tested externally | Dec 20, 1992 | Issued |
Array
(
[id] => 3519893
[patent_doc_number] => 05588012
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-12-24
[patent_title] => 'Apparatus and method for ensuring data in external storage system'
[patent_app_type] => 1
[patent_app_number] => 7/992450
[patent_app_country] => US
[patent_app_date] => 1992-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 19
[patent_no_of_words] => 9064
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 237
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/588/05588012.pdf
[firstpage_image] =>[orig_patent_app_number] => 992450
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/992450 | Apparatus and method for ensuring data in external storage system | Dec 16, 1992 | Issued |
| 07/990940 | CIRCUIT FOR TESTING CIRCUIT BLOCKS CONTROLLED BY MICROINSTRUCTIONS | Dec 13, 1992 | Abandoned |
Array
(
[id] => 3454664
[patent_doc_number] => 05388105
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-02-07
[patent_title] => 'Method of recording/reproducing optical disk data'
[patent_app_type] => 1
[patent_app_number] => 7/980438
[patent_app_country] => US
[patent_app_date] => 1992-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4238
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/388/05388105.pdf
[firstpage_image] =>[orig_patent_app_number] => 980438
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/980438 | Method of recording/reproducing optical disk data | Nov 22, 1992 | Issued |
| 07/979396 | EMULATION DEVICE, SYSTEM, AND METHOD WITH SCANNABLE REGISTER | Nov 18, 1992 | Abandoned |
Array
(
[id] => 3418652
[patent_doc_number] => 05438575
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-08-01
[patent_title] => 'Data storage system with stale data detector and method of operation'
[patent_app_type] => 1
[patent_app_number] => 7/976870
[patent_app_country] => US
[patent_app_date] => 1992-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 5743
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/438/05438575.pdf
[firstpage_image] =>[orig_patent_app_number] => 976870
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/976870 | Data storage system with stale data detector and method of operation | Nov 15, 1992 | Issued |