
M. Franco G. Salvoza
Examiner (ID: 14681, Phone: (571)272-4468 , Office: P/1648 )
| Most Active Art Unit | 1648 |
| Art Unit(s) | 1671, 1648, 1672 |
| Total Applications | 777 |
| Issued Applications | 443 |
| Pending Applications | 128 |
| Abandoned Applications | 240 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10905795
[patent_doc_number] => 20140308809
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-16
[patent_title] => 'BUNDLED MEMORY AND MANUFACTURE METHOD FOR A BUNDLED MEMORY WITH AN EXTERNAL INPUT/OUTPUT BUS'
[patent_app_type] => utility
[patent_app_number] => 14/315285
[patent_app_country] => US
[patent_app_date] => 2014-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3678
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14315285
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/315285 | Bundled memory and manufacture method for a bundled memory with an external input/output bus | Jun 24, 2014 | Issued |
Array
(
[id] => 11532748
[patent_doc_number] => 20170092726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-30
[patent_title] => 'EXTENDED-DRAIN STRUCTURES FOR HIGH VOLTAGE FIELD EFFECT TRANSISTORS'
[patent_app_type] => utility
[patent_app_number] => 15/126812
[patent_app_country] => US
[patent_app_date] => 2014-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9717
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15126812
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/126812 | Extended-drain structures for high voltage field effect transistors | Jun 17, 2014 | Issued |
Array
(
[id] => 10106887
[patent_doc_number] => 09142670
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-22
[patent_title] => 'Methods of forming dual gate structures'
[patent_app_type] => utility
[patent_app_number] => 14/274988
[patent_app_country] => US
[patent_app_date] => 2014-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 5685
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14274988
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/274988 | Methods of forming dual gate structures | May 11, 2014 | Issued |
Array
(
[id] => 9685989
[patent_doc_number] => 20140242754
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-28
[patent_title] => 'MULTI-CHIP PACKAGE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/250360
[patent_app_country] => US
[patent_app_date] => 2014-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5673
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14250360
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/250360 | Multi-chip package and method of manufacturing the same | Apr 9, 2014 | Issued |
Array
(
[id] => 9639341
[patent_doc_number] => 20140217451
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-07
[patent_title] => 'MIXED LIGHT LED STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 14/247360
[patent_app_country] => US
[patent_app_date] => 2014-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2918
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14247360
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/247360 | MIXED LIGHT LED STRUCTURE | Apr 7, 2014 | Abandoned |
Array
(
[id] => 10189570
[patent_doc_number] => 09219000
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-22
[patent_title] => 'Method for processing semiconductors using a combination of electron beam and optical lithography'
[patent_app_type] => utility
[patent_app_number] => 14/225885
[patent_app_country] => US
[patent_app_date] => 2014-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 21
[patent_no_of_words] => 2958
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14225885
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/225885 | Method for processing semiconductors using a combination of electron beam and optical lithography | Mar 25, 2014 | Issued |
Array
(
[id] => 9616324
[patent_doc_number] => 20140206181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-24
[patent_title] => 'THREE DIMENSIONAL FET DEVICES HAVING DIFFERENT DEVICE WIDTHS'
[patent_app_type] => utility
[patent_app_number] => 14/226746
[patent_app_country] => US
[patent_app_date] => 2014-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 3083
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14226746
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/226746 | Three dimensional FET devices having different device widths | Mar 25, 2014 | Issued |
Array
(
[id] => 11510292
[patent_doc_number] => 09601458
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-21
[patent_title] => 'Stacked semiconductor package including connections electrically connecting first and second semiconductor packages'
[patent_app_type] => utility
[patent_app_number] => 14/207732
[patent_app_country] => US
[patent_app_date] => 2014-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 30
[patent_no_of_words] => 13624
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14207732
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/207732 | Stacked semiconductor package including connections electrically connecting first and second semiconductor packages | Mar 12, 2014 | Issued |
Array
(
[id] => 9569268
[patent_doc_number] => 20140186981
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-03
[patent_title] => 'LIGHT EMITTING DIODE AND FABRICATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/198173
[patent_app_country] => US
[patent_app_date] => 2014-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3159
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14198173
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/198173 | LIGHT EMITTING DIODE AND FABRICATION METHOD THEREOF | Mar 4, 2014 | Abandoned |
Array
(
[id] => 9561347
[patent_doc_number] => 20140179060
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-26
[patent_title] => 'IN SITU-BUILT PIN-GRID ARRAYS FOR CORELESS SUBSTRATES, AND METHODS OF MAKING SAME'
[patent_app_type] => utility
[patent_app_number] => 14/194936
[patent_app_country] => US
[patent_app_date] => 2014-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5824
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14194936
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/194936 | In situ-built pin-grid arrays for coreless substrates, and methods of making same | Mar 2, 2014 | Issued |
Array
(
[id] => 9534564
[patent_doc_number] => 20140159210
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-12
[patent_title] => 'VERTICAL OUTGASSING CHANNELS'
[patent_app_type] => utility
[patent_app_number] => 14/181774
[patent_app_country] => US
[patent_app_date] => 2014-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 9060
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14181774
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/181774 | Vertical outgassing channels | Feb 16, 2014 | Issued |
Array
(
[id] => 10597390
[patent_doc_number] => 09318484
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-19
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/179892
[patent_app_country] => US
[patent_app_date] => 2014-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 51
[patent_no_of_words] => 31183
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14179892
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/179892 | Semiconductor device | Feb 12, 2014 | Issued |
Array
(
[id] => 9720381
[patent_doc_number] => 20140256082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-11
[patent_title] => 'METHOD AND APPARATUS FOR THE FORMATION OF COPPER-INDIUMGALLIUM SELENIDE THIN FILMS USING THREE DIMENSIONAL SELECTIVE RF AND MICROWAVE RAPID THERMAL PROCESSING'
[patent_app_type] => utility
[patent_app_number] => 14/177238
[patent_app_country] => US
[patent_app_date] => 2014-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8834
[patent_no_of_claims] => 69
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14177238
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/177238 | METHOD AND APPARATUS FOR THE FORMATION OF COPPER-INDIUMGALLIUM SELENIDE THIN FILMS USING THREE DIMENSIONAL SELECTIVE RF AND MICROWAVE RAPID THERMAL PROCESSING | Feb 10, 2014 | Abandoned |
Array
(
[id] => 11266085
[patent_doc_number] => 09490390
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-08
[patent_title] => 'Method of manufacturing light emitting element that includes formation of an insulating layer'
[patent_app_type] => utility
[patent_app_number] => 14/177329
[patent_app_country] => US
[patent_app_date] => 2014-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 42
[patent_figures_cnt] => 102
[patent_no_of_words] => 25349
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14177329
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/177329 | Method of manufacturing light emitting element that includes formation of an insulating layer | Feb 10, 2014 | Issued |
Array
(
[id] => 9909700
[patent_doc_number] => 20150064901
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-05
[patent_title] => 'METHOD FOR PRODUCING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/177770
[patent_app_country] => US
[patent_app_date] => 2014-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 8360
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14177770
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/177770 | Method for producing semiconductor device by plating processing | Feb 10, 2014 | Issued |
Array
(
[id] => 9515412
[patent_doc_number] => 20140151904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-05
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/176193
[patent_app_country] => US
[patent_app_date] => 2014-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5474
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14176193
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/176193 | Semiconductor device with circuits connected to each other in contactless manner | Feb 9, 2014 | Issued |
Array
(
[id] => 9671209
[patent_doc_number] => 20140235072
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-21
[patent_title] => 'THERMAL PROCESSING METHOD AND THERMAL PROCESSING APPARATUS FOR HEATING SUBSTRATE, AND SUSCEPTOR'
[patent_app_type] => utility
[patent_app_number] => 14/176709
[patent_app_country] => US
[patent_app_date] => 2014-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 12615
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14176709
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/176709 | Thermal processing method and thermal processing apparatus for heating substrate, and susceptor | Feb 9, 2014 | Issued |
Array
(
[id] => 10583871
[patent_doc_number] => 09305998
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-05
[patent_title] => 'Adhesion of ferroelectric material to underlying conductive capacitor plate'
[patent_app_type] => utility
[patent_app_number] => 14/175838
[patent_app_country] => US
[patent_app_date] => 2014-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 5827
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14175838
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/175838 | Adhesion of ferroelectric material to underlying conductive capacitor plate | Feb 6, 2014 | Issued |
Array
(
[id] => 9654133
[patent_doc_number] => 20140225138
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-14
[patent_title] => 'LIGHT-EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/174036
[patent_app_country] => US
[patent_app_date] => 2014-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3984
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14174036
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/174036 | Light emitting device having a light extraction layer | Feb 5, 2014 | Issued |
Array
(
[id] => 10512884
[patent_doc_number] => 09240464
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-01-19
[patent_title] => 'Manufacturing method of power MOSFET using a hard mask as a CMP stop layer between sequential CMP steps'
[patent_app_type] => utility
[patent_app_number] => 14/154260
[patent_app_country] => US
[patent_app_date] => 2014-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 42
[patent_no_of_words] => 18917
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 261
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14154260
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/154260 | Manufacturing method of power MOSFET using a hard mask as a CMP stop layer between sequential CMP steps | Jan 13, 2014 | Issued |