
Mahmoud Dahimene
Examiner (ID: 15498, Phone: (571)272-2410 , Office: P/1713 )
| Most Active Art Unit | 1713 |
| Art Unit(s) | 1792, 1765, 1713 |
| Total Applications | 794 |
| Issued Applications | 518 |
| Pending Applications | 8 |
| Abandoned Applications | 270 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10194469
[patent_doc_number] => 09223378
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-29
[patent_title] => 'Sensing current to protect a fuse'
[patent_app_type] => utility
[patent_app_number] => 13/627578
[patent_app_country] => US
[patent_app_date] => 2012-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3209
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13627578
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/627578 | Sensing current to protect a fuse | Sep 25, 2012 | Issued |
Array
(
[id] => 8757067
[patent_doc_number] => 20130091373
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-11
[patent_title] => 'MONITORING DEVICE AND METHOD FOR MONITORING POWER PARAMETERS OF CENTRAL PROCESSING UNIT OF COMPUTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/626960
[patent_app_country] => US
[patent_app_date] => 2012-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1343
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13626960
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/626960 | MONITORING DEVICE AND METHOD FOR MONITORING POWER PARAMETERS OF CENTRAL PROCESSING UNIT OF COMPUTING DEVICE | Sep 25, 2012 | Abandoned |
Array
(
[id] => 8757069
[patent_doc_number] => 20130091374
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-11
[patent_title] => 'MONITORING DEVICE AND METHOD FOR MONITORING POWER PARAMETERS OF MEMORY BANK OF COMPUTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/626964
[patent_app_country] => US
[patent_app_date] => 2012-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1186
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13626964
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/626964 | MONITORING DEVICE AND METHOD FOR MONITORING POWER PARAMETERS OF MEMORY BANK OF COMPUTING DEVICE | Sep 25, 2012 | Abandoned |
Array
(
[id] => 9974251
[patent_doc_number] => 09021288
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-28
[patent_title] => 'Method and apparatus for recovery from low power state'
[patent_app_type] => utility
[patent_app_number] => 13/628000
[patent_app_country] => US
[patent_app_date] => 2012-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6139
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13628000
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/628000 | Method and apparatus for recovery from low power state | Sep 25, 2012 | Issued |
Array
(
[id] => 8619405
[patent_doc_number] => 20130024717
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-24
[patent_title] => 'Double Data Rate Output Circuit and Method'
[patent_app_type] => utility
[patent_app_number] => 13/624487
[patent_app_country] => US
[patent_app_date] => 2012-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6819
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13624487
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/624487 | Double data rate output circuit | Sep 20, 2012 | Issued |
Array
(
[id] => 8709974
[patent_doc_number] => 20130067263
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-14
[patent_title] => 'METHOD AND APPARATUS FOR MOBILE TERMINAL POWER MANAGEMENT'
[patent_app_type] => utility
[patent_app_number] => 13/616998
[patent_app_country] => US
[patent_app_date] => 2012-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4851
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13616998
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/616998 | Method and apparatus for mobile terminal power management | Sep 13, 2012 | Issued |
Array
(
[id] => 8588618
[patent_doc_number] => 20130007439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-03
[patent_title] => 'MULTICORE PROCESSOR SYSTEM, COMPUTER PRODUCT, AND NOTIFICATION METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/613605
[patent_app_country] => US
[patent_app_date] => 2012-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 7805
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13613605
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/613605 | Multicore processor system, computer product, and notification method for updating operating system | Sep 12, 2012 | Issued |
Array
(
[id] => 8584655
[patent_doc_number] => 20130003476
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-03
[patent_title] => 'MEMORY DEVICE INCLUDING A MEMORY BLOCK HAVING A FIXED LATENCY DATA OUTPUT'
[patent_app_type] => utility
[patent_app_number] => 13/609172
[patent_app_country] => US
[patent_app_date] => 2012-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4547
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13609172
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/609172 | MEMORY DEVICE INCLUDING A MEMORY BLOCK HAVING A FIXED LATENCY DATA OUTPUT | Sep 9, 2012 | Abandoned |
Array
(
[id] => 8524803
[patent_doc_number] => 20120324211
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-20
[patent_title] => 'UNIVERSAL OPERATING SYSTEM TO HARDWARE PLATFORM INTERFACE FOR GAMING MACHINES'
[patent_app_type] => utility
[patent_app_number] => 13/595150
[patent_app_country] => US
[patent_app_date] => 2012-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 19399
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13595150
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/595150 | Universal operating system to hardware platform interface for gaming machines | Aug 26, 2012 | Issued |
Array
(
[id] => 10091645
[patent_doc_number] => 09128469
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-08
[patent_title] => 'Interactive device with time synchronization capability'
[patent_app_type] => utility
[patent_app_number] => 13/588933
[patent_app_country] => US
[patent_app_date] => 2012-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 23
[patent_no_of_words] => 8752
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13588933
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/588933 | Interactive device with time synchronization capability | Aug 16, 2012 | Issued |
Array
(
[id] => 9940771
[patent_doc_number] => 08990603
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-24
[patent_title] => 'Image forming apparatus and image forming method for reducing deterioration of a secondary battery'
[patent_app_type] => utility
[patent_app_number] => 13/567392
[patent_app_country] => US
[patent_app_date] => 2012-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7102
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 266
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13567392
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/567392 | Image forming apparatus and image forming method for reducing deterioration of a secondary battery | Aug 5, 2012 | Issued |
Array
(
[id] => 8918085
[patent_doc_number] => 20130179710
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-11
[patent_title] => 'MULTI-CORE PROCESSOR SYSTEM, DYNAMIC POWER MANAGEMENT METHOD THEREOF AND CONTROL APPARATUS THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/567098
[patent_app_country] => US
[patent_app_date] => 2012-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3744
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13567098
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/567098 | Method for managing power supply of multi-core processor system involves powering off main and slave cores when master bus is in idle state | Aug 5, 2012 | Issued |
Array
(
[id] => 10906786
[patent_doc_number] => 20140309800
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-16
[patent_title] => 'SYSTEM AND A METHOD OF CONTROLLING A PLURALITY OF DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/235910
[patent_app_country] => US
[patent_app_date] => 2012-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6704
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14235910
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/235910 | System and a method of controlling a plurality of devices | Aug 1, 2012 | Issued |
Array
(
[id] => 10034227
[patent_doc_number] => 09075545
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-07
[patent_title] => 'Synchronizing sensor data using timestamps and signal interpolation'
[patent_app_type] => utility
[patent_app_number] => 13/563732
[patent_app_country] => US
[patent_app_date] => 2012-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5699
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 20
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13563732
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/563732 | Synchronizing sensor data using timestamps and signal interpolation | Jul 31, 2012 | Issued |
Array
(
[id] => 8650569
[patent_doc_number] => 20130036299
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-07
[patent_title] => 'METHOD FOR INCREASING FREE MEMORY AMOUNT OF MAIN MEMORY AND COMPUTER THEREFORE'
[patent_app_type] => utility
[patent_app_number] => 13/564521
[patent_app_country] => US
[patent_app_date] => 2012-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10951
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13564521
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/564521 | Method for increasing free memory amount of main memory and computer therefore | Jul 31, 2012 | Issued |
Array
(
[id] => 10879364
[patent_doc_number] => 08904162
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-02
[patent_title] => 'Methods and apparatus for performing secure BIOS upgrade'
[patent_app_type] => utility
[patent_app_number] => 13/564027
[patent_app_country] => US
[patent_app_date] => 2012-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 10151
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13564027
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/564027 | Methods and apparatus for performing secure BIOS upgrade | Jul 31, 2012 | Issued |
Array
(
[id] => 9297014
[patent_doc_number] => 20140040648
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-06
[patent_title] => 'POWER MANAGEMENT FOR DEVICES IN A DATA STORAGE FABRIC'
[patent_app_type] => utility
[patent_app_number] => 13/563122
[patent_app_country] => US
[patent_app_date] => 2012-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3996
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13563122
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/563122 | Power management for devices in a data storage fabric | Jul 30, 2012 | Issued |
Array
(
[id] => 9847698
[patent_doc_number] => 08949632
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-03
[patent_title] => 'Power control apparatus for controlling power according to change amount of thermal fluid analysis in power consumption for cooling servers in server room'
[patent_app_type] => utility
[patent_app_number] => 13/562466
[patent_app_country] => US
[patent_app_date] => 2012-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10329
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 283
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13562466
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/562466 | Power control apparatus for controlling power according to change amount of thermal fluid analysis in power consumption for cooling servers in server room | Jul 30, 2012 | Issued |
Array
(
[id] => 10446451
[patent_doc_number] => 20150331466
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-19
[patent_title] => 'METHOD AND APPARATUS FOR MANAGING A THERMAL BUDGET OF AT LEAST A PART OF A PROCESSING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/410146
[patent_app_country] => US
[patent_app_date] => 2012-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6903
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14410146
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/410146 | Method and apparatus for managing a thermal budget of at least a part of a processing system | Jul 2, 2012 | Issued |
Array
(
[id] => 9163535
[patent_doc_number] => 20130311812
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-21
[patent_title] => 'Power Shifting in Multicore Platforms by Varying SMT Levels'
[patent_app_type] => utility
[patent_app_number] => 13/529161
[patent_app_country] => US
[patent_app_date] => 2012-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8578
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13529161
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/529161 | Power shifting in multicore platforms by varying SMT levels | Jun 20, 2012 | Issued |