Mai Huong C. Tran

Array ( [id] => 675798 [patent_doc_number] => 07087514 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-08 [patent_title] => 'Substrate having built-in semiconductor apparatus and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 11/218534 [patent_app_country] => US [patent_app_date] => 2005-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 40 [patent_no_of_words] => 14257 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/087/07087514.pdf [firstpage_image] =>[orig_patent_app_number] => 11218534 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6955680 [patent_doc_number] => 20050212050 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-29 [patent_title] => 'Device for electrostatic discharge protection and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/082010 [patent_app_country] => US [patent_app_date] => 2005-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4162 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20050212050.pdf [firstpage_image] =>[orig_patent_app_number] => 11082010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 686547 [patent_doc_number] => 07078263 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-18 [patent_title] => 'Method and apparatus for hermetic sealing of assembled die' [patent_app_type] => utility [patent_app_number] => 10/990890 [patent_app_country] => US [patent_app_date] => 2004-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2867 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/078/07078263.pdf [firstpage_image] =>[orig_patent_app_number] => 10990890 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7094721 [patent_doc_number] => 20050127392 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-16 [patent_title] => 'Ultra high-speed Si/SiGe modulation-doped field effect transistors on ultra thin SOI/SGOI substrate' [patent_app_type] => utility [patent_app_number] => 10/983488 [patent_app_country] => US [patent_app_date] => 2004-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5790 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0127/20050127392.pdf [firstpage_image] =>[orig_patent_app_number] => 10983488 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7010926 [patent_doc_number] => 20050064642 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-24 [patent_title] => 'Optical component and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/981601 [patent_app_country] => US [patent_app_date] => 2004-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 12845 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0064/20050064642.pdf [firstpage_image] =>[orig_patent_app_number] => 10981601 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6915430 [patent_doc_number] => 20050092991 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-05 [patent_title] => 'Thin film transistor substrate of horizontal electric field type liquid crystal display device and fabricating method thereof' [patent_app_type] => utility [patent_app_number] => 10/979096 [patent_app_country] => US [patent_app_date] => 2004-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 8680 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0092/20050092991.pdf [firstpage_image] =>[orig_patent_app_number] => 10979096 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6969690 [patent_doc_number] => 20050035400 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-17 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/948305 [patent_app_country] => US [patent_app_date] => 2004-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 9926 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0035/20050035400.pdf [firstpage_image] =>[orig_patent_app_number] => 10948305 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7214602 [patent_doc_number] => 20050253267 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-11-17 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/947204 [patent_app_country] => US [patent_app_date] => 2004-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 8721 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0253/20050253267.pdf [firstpage_image] =>[orig_patent_app_number] => 10947204 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 664180 [patent_doc_number] => 07102240 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-05 [patent_title] => 'Embedded integrated circuit packaging structure' [patent_app_type] => utility [patent_app_number] => 10/945540 [patent_app_country] => US [patent_app_date] => 2004-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 9464 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/102/07102240.pdf [firstpage_image] =>[orig_patent_app_number] => 10945540 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7010927 [patent_doc_number] => 20050064643 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-24 [patent_title] => 'Method for isolation layer for a vertical DRAM' [patent_app_type] => utility [patent_app_number] => 10/943699 [patent_app_country] => US [patent_app_date] => 2004-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 3029 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0064/20050064643.pdf [firstpage_image] =>[orig_patent_app_number] => 10943699 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7125121 [patent_doc_number] => 20050056865 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-17 [patent_title] => 'Gallium nitride compound semiconductor device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/940690 [patent_app_country] => US [patent_app_date] => 2004-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6373 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20050056865.pdf [firstpage_image] =>[orig_patent_app_number] => 10940690 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 668910 [patent_doc_number] => 07095117 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-22 [patent_title] => 'Semiconductor device and an electronic device' [patent_app_type] => utility [patent_app_number] => 10/939491 [patent_app_country] => US [patent_app_date] => 2004-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 33 [patent_no_of_words] => 9623 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 300 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/095/07095117.pdf [firstpage_image] =>[orig_patent_app_number] => 10939491 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5724289 [patent_doc_number] => 20060055049 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-16 [patent_title] => 'Routing vias in a substrate from bypass capacitor pads' [patent_app_type] => utility [patent_app_number] => 10/940100 [patent_app_country] => US [patent_app_date] => 2004-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6104 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0055/20060055049.pdf [firstpage_image] =>[orig_patent_app_number] => 10940100 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 696222 [patent_doc_number] => 07071497 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-04 [patent_title] => 'Two-wavelength semiconductor laser device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/937330 [patent_app_country] => US [patent_app_date] => 2004-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4026 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/071/07071497.pdf [firstpage_image] =>[orig_patent_app_number] => 10937330 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7607211 [patent_doc_number] => 07098505 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-08-29 [patent_title] => 'Memory device with multiple memory layers of local charge storage' [patent_app_type] => utility [patent_app_number] => 10/939132 [patent_app_country] => US [patent_app_date] => 2004-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 28 [patent_no_of_words] => 12937 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/098/07098505.pdf [firstpage_image] =>[orig_patent_app_number] => 10939132 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7154498 [patent_doc_number] => 20050082645 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-21 [patent_title] => 'Chip package and electrical connection structure between chip and substrate' [patent_app_type] => utility [patent_app_number] => 10/938730 [patent_app_country] => US [patent_app_date] => 2004-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3932 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0082/20050082645.pdf [firstpage_image] =>[orig_patent_app_number] => 10938730 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 687683 [patent_doc_number] => 07078726 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-18 [patent_title] => 'Sealing of electronic device using absorbing layer for glue line' [patent_app_type] => utility [patent_app_number] => 10/939250 [patent_app_country] => US [patent_app_date] => 2004-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 7602 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/078/07078726.pdf [firstpage_image] =>[orig_patent_app_number] => 10939250 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7198805 [patent_doc_number] => 20050051881 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-10 [patent_title] => 'Method and structure for prevention leakage of substrate strip' [patent_app_type] => utility [patent_app_number] => 10/933349 [patent_app_country] => US [patent_app_date] => 2004-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 2808 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0051/20050051881.pdf [firstpage_image] =>[orig_patent_app_number] => 10933349 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 664098 [patent_doc_number] => 07102196 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-05 [patent_title] => 'Multi-layered printed circuit board for efficient electrostatic discharge protection' [patent_app_type] => utility [patent_app_number] => 10/933670 [patent_app_country] => US [patent_app_date] => 2004-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1892 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/102/07102196.pdf [firstpage_image] =>[orig_patent_app_number] => 10933670 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 672934 [patent_doc_number] => 07091537 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-15 [patent_title] => 'Ferroelectric memory device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/933382 [patent_app_country] => US [patent_app_date] => 2004-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 55 [patent_figures_cnt] => 72 [patent_no_of_words] => 14141 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 227 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/091/07091537.pdf [firstpage_image] =>[orig_patent_app_number] => 10933382 [rel_patent_id] =>[rel_patent_doc_number] =>)