Majid A. Banankhah

Array ( [id] => 4103127 [patent_doc_number] => 06026427 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-15 [patent_title] => 'Condition variable to synchronize high level communication between processing threads' [patent_app_type] => 1 [patent_app_number] => 8/976178 [patent_app_country] => US [patent_app_date] => 1997-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 3694 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/026/06026427.pdf [firstpage_image] =>[orig_patent_app_number] => 976178 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4193807 [patent_doc_number] => 06085215 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Scheduling mechanism using predetermined limited execution time processing threads in a communication network' [patent_app_type] => 1 [patent_app_number] => 8/971788 [patent_app_country] => US [patent_app_date] => 1997-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 7467 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/085/06085215.pdf [firstpage_image] =>[orig_patent_app_number] => 971788 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3970262 [patent_doc_number] => 05999963 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-07 [patent_title] => 'Move-to-rear list scheduling' [patent_app_type] => 1 [patent_app_number] => 8/965934 [patent_app_country] => US [patent_app_date] => 1997-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 9164 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/999/05999963.pdf [firstpage_image] =>[orig_patent_app_number] => 965934 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4316841 [patent_doc_number] => 06185597 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-06 [patent_title] => 'Method and system for expanding a buried stack frame' [patent_app_type] => 1 [patent_app_number] => 8/967293 [patent_app_country] => US [patent_app_date] => 1997-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4394 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/185/06185597.pdf [firstpage_image] =>[orig_patent_app_number] => 967293 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4424350 [patent_doc_number] => 06230181 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-08 [patent_title] => 'Management shutdown and reset of embedded systems' [patent_app_type] => 1 [patent_app_number] => 8/963402 [patent_app_country] => US [patent_app_date] => 1997-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4172 [patent_no_of_claims] => 49 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/230/06230181.pdf [firstpage_image] =>[orig_patent_app_number] => 963402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4020790 [patent_doc_number] => 05987492 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-16 [patent_title] => 'Method and apparatus for processor sharing' [patent_app_type] => 1 [patent_app_number] => 8/962140 [patent_app_country] => US [patent_app_date] => 1997-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 6633 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/987/05987492.pdf [firstpage_image] =>[orig_patent_app_number] => 962140 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4103114 [patent_doc_number] => 06026426 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-15 [patent_title] => 'Application programming interface unifying multiple mechanisms' [patent_app_type] => 1 [patent_app_number] => 8/960074 [patent_app_country] => US [patent_app_date] => 1997-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 10387 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/026/06026426.pdf [firstpage_image] =>[orig_patent_app_number] => 960074 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4176370 [patent_doc_number] => 06105051 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-15 [patent_title] => 'Apparatus and method to guarantee forward progress in execution of threads in a multithreaded processor' [patent_app_type] => 1 [patent_app_number] => 8/956875 [patent_app_country] => US [patent_app_date] => 1997-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 6 [patent_no_of_words] => 12542 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/105/06105051.pdf [firstpage_image] =>[orig_patent_app_number] => 956875 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4309186 [patent_doc_number] => 06212544 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-03 [patent_title] => 'Altering thread priorities in a multithreaded processor' [patent_app_type] => 1 [patent_app_number] => 8/958718 [patent_app_country] => US [patent_app_date] => 1997-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 12439 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/212/06212544.pdf [firstpage_image] =>[orig_patent_app_number] => 958718 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4121215 [patent_doc_number] => 06052708 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-18 [patent_title] => 'Performance monitoring of thread switch events in a multithreaded processor' [patent_app_type] => 1 [patent_app_number] => 8/955404 [patent_app_country] => US [patent_app_date] => 1997-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5195 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/052/06052708.pdf [firstpage_image] =>[orig_patent_app_number] => 955404 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1394263 [patent_doc_number] => 06567839 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-20 [patent_title] => 'Thread switch control in a multithreaded processor system' [patent_app_type] => B1 [patent_app_number] => 08/957002 [patent_app_country] => US [patent_app_date] => 1997-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 14178 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/567/06567839.pdf [firstpage_image] =>[orig_patent_app_number] => 08957002 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1438582 [patent_doc_number] => 06356928 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-12 [patent_title] => 'Method for partitioning tasks into stateless elements' [patent_app_type] => B1 [patent_app_number] => 08/948116 [patent_app_country] => US [patent_app_date] => 1997-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4946 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/356/06356928.pdf [firstpage_image] =>[orig_patent_app_number] => 08948116 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4225189 [patent_doc_number] => 06029190 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-22 [patent_title] => 'Read lock and write lock management system based upon mutex and semaphore availability' [patent_app_type] => 1 [patent_app_number] => 8/937094 [patent_app_country] => US [patent_app_date] => 1997-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3687 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/029/06029190.pdf [firstpage_image] =>[orig_patent_app_number] => 937094 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4291361 [patent_doc_number] => 06247042 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-12 [patent_title] => 'Method and system for restoring the state of physical memory as the focus changes among application programs in a computer' [patent_app_type] => 1 [patent_app_number] => 8/936358 [patent_app_country] => US [patent_app_date] => 1997-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7684 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/247/06247042.pdf [firstpage_image] =>[orig_patent_app_number] => 936358 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4239463 [patent_doc_number] => 06012082 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-04 [patent_title] => 'CPU-cycle stealing for multi-tasking operating system' [patent_app_type] => 1 [patent_app_number] => 8/935742 [patent_app_country] => US [patent_app_date] => 1997-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2973 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/012/06012082.pdf [firstpage_image] =>[orig_patent_app_number] => 935742 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1456489 [patent_doc_number] => 06457037 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-24 [patent_title] => 'Method and system for controlling the CPU consumption of soft modems' [patent_app_type] => B1 [patent_app_number] => 08/929882 [patent_app_country] => US [patent_app_date] => 1997-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 24 [patent_no_of_words] => 9382 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/457/06457037.pdf [firstpage_image] =>[orig_patent_app_number] => 08929882 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4146543 [patent_doc_number] => 06128641 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-03 [patent_title] => 'Data processing unit with hardware assisted context switching capability' [patent_app_type] => 1 [patent_app_number] => 8/928252 [patent_app_country] => US [patent_app_date] => 1997-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4076 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/128/06128641.pdf [firstpage_image] =>[orig_patent_app_number] => 928252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4273852 [patent_doc_number] => 06209085 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-27 [patent_title] => 'Method and apparatus for performing process switching in multiprocessor computer systems' [patent_app_type] => 1 [patent_app_number] => 8/927215 [patent_app_country] => US [patent_app_date] => 1997-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5926 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/209/06209085.pdf [firstpage_image] =>[orig_patent_app_number] => 927215 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4117329 [patent_doc_number] => 06098090 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-01 [patent_title] => 'Methods and system for providing a background processing thread which manages the background tasks of external threads' [patent_app_type] => 1 [patent_app_number] => 8/968741 [patent_app_country] => US [patent_app_date] => 1997-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4859 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/098/06098090.pdf [firstpage_image] =>[orig_patent_app_number] => 968741 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1601798 [patent_doc_number] => 06385638 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-07 [patent_title] => 'Processor resource distributor and method' [patent_app_type] => B1 [patent_app_number] => 08/923173 [patent_app_country] => US [patent_app_date] => 1997-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 9349 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 15 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/385/06385638.pdf [firstpage_image] =>[orig_patent_app_number] => 08923173 [rel_patent_id] =>[rel_patent_doc_number] =>)