
Maliheh Malek
Examiner (ID: 3860, Phone: (571)270-1874 , Office: P/2813 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813 |
| Total Applications | 778 |
| Issued Applications | 579 |
| Pending Applications | 69 |
| Abandoned Applications | 142 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20916925
[patent_doc_number] => 12713794
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-08-18
[patent_title] => Display device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 18/511349
[patent_app_country] => US
[patent_app_date] => 2023-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6666
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18511349
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/511349 | DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME | Nov 15, 2023 | Pending |
Array
(
[id] => 19552916
[patent_doc_number] => 12136629
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-05
[patent_title] => Thin film transistor, method for manufacturing the same, and semiconductor device
[patent_app_type] => utility
[patent_app_number] => 18/509468
[patent_app_country] => US
[patent_app_date] => 2023-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 31
[patent_no_of_words] => 11690
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 419
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18509468
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/509468 | Thin film transistor, method for manufacturing the same, and semiconductor device | Nov 14, 2023 | Issued |
Array
(
[id] => 19364281
[patent_doc_number] => 20240266315
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/500993
[patent_app_country] => US
[patent_app_date] => 2023-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4822
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18500993
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/500993 | SEMICONDUCTOR DEVICE | Nov 1, 2023 | Pending |
Array
(
[id] => 19407354
[patent_doc_number] => 20240290865
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => CFET WITH VIA FUSE STRUCTURE AND METHOD
[patent_app_type] => utility
[patent_app_number] => 18/498697
[patent_app_country] => US
[patent_app_date] => 2023-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9836
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18498697
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/498697 | CFET WITH VIA FUSE STRUCTURE AND METHOD | Oct 30, 2023 | Pending |
Array
(
[id] => 19141963
[patent_doc_number] => 20240140783
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => METHOD FOR MANUFACTURING A DEVICE COMPRISING TWO SEMICONDUCTOR DICE AND A DEVICE THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/489729
[patent_app_country] => US
[patent_app_date] => 2023-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6337
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18489729
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/489729 | METHOD FOR MANUFACTURING A DEVICE COMPRISING TWO SEMICONDUCTOR DICE AND A DEVICE THEREOF | Oct 17, 2023 | Pending |
Array
(
[id] => 19995581
[patent_doc_number] => 20250133803
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-24
[patent_title] => HYBRID POWER CONVERTERS, LATERAL DEVICES, VERTICAL DEVICES, MULTIPLE COPPER CLIPS, REPLICA DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/489623
[patent_app_country] => US
[patent_app_date] => 2023-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8497
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -57
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18489623
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/489623 | HYBRID POWER CONVERTERS, LATERAL DEVICES, VERTICAL DEVICES, MULTIPLE COPPER CLIPS, REPLICA DEVICES | Oct 17, 2023 | Pending |
Array
(
[id] => 19936859
[patent_doc_number] => 12310079
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-20
[patent_title] => Semiconductor devices including gate spacer
[patent_app_type] => utility
[patent_app_number] => 18/483413
[patent_app_country] => US
[patent_app_date] => 2023-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 57
[patent_no_of_words] => 5382
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18483413
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/483413 | Semiconductor devices including gate spacer | Oct 8, 2023 | Issued |
Array
(
[id] => 19023298
[patent_doc_number] => 20240079469
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-07
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/481258
[patent_app_country] => US
[patent_app_date] => 2023-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11367
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18481258
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/481258 | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE | Oct 4, 2023 | Pending |
Array
(
[id] => 19416605
[patent_doc_number] => 12082468
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-03
[patent_title] => Display apparatus including conductive pattern in substrate and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 18/375455
[patent_app_country] => US
[patent_app_date] => 2023-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 29
[patent_no_of_words] => 10231
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18375455
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/375455 | Display apparatus including conductive pattern in substrate and method of manufacturing the same | Sep 28, 2023 | Issued |
Array
(
[id] => 19806155
[patent_doc_number] => 20250072080
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-27
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/372684
[patent_app_country] => US
[patent_app_date] => 2023-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3986
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18372684
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/372684 | SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME | Sep 24, 2023 | Pending |
Array
(
[id] => 20450213
[patent_doc_number] => 20260006942
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-01-01
[patent_title] => PATTERNED OPTOELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 19/108187
[patent_app_country] => US
[patent_app_date] => 2023-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 40962
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19108187
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/108187 | PATTERNED OPTOELECTRONIC DEVICE | Sep 3, 2023 | Pending |
Array
(
[id] => 19821150
[patent_doc_number] => 20250079357
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-06
[patent_title] => METHODS AND STRUCTURES FOR HIGH STRENGTH ASYMMETRIC DIELECTRIC IN HYBRID BONDING
[patent_app_type] => utility
[patent_app_number] => 18/460189
[patent_app_country] => US
[patent_app_date] => 2023-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24707
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18460189
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/460189 | METHODS AND STRUCTURES FOR HIGH STRENGTH ASYMMETRIC DIELECTRIC IN HYBRID BONDING | Aug 31, 2023 | Pending |
Array
(
[id] => 19305833
[patent_doc_number] => 20240234413
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/452834
[patent_app_country] => US
[patent_app_date] => 2023-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20363
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18452834
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/452834 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Aug 20, 2023 | Pending |
Array
(
[id] => 19305833
[patent_doc_number] => 20240234413
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/452834
[patent_app_country] => US
[patent_app_date] => 2023-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20363
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18452834
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/452834 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Aug 19, 2023 | Pending |
Array
(
[id] => 19305942
[patent_doc_number] => 20240234522
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/448305
[patent_app_country] => US
[patent_app_date] => 2023-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9997
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18448305
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/448305 | Semiconductor device with field plate structures | Aug 10, 2023 | Issued |
Array
(
[id] => 19071191
[patent_doc_number] => 20240105617
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => Vertical Transistors With Backside Power Delivery
[patent_app_type] => utility
[patent_app_number] => 18/448715
[patent_app_country] => US
[patent_app_date] => 2023-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21544
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18448715
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/448715 | Vertical Transistors With Backside Power Delivery | Aug 10, 2023 | Pending |
Array
(
[id] => 20916778
[patent_doc_number] => 12713643
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-08-18
[patent_title] => Semiconductor device with floating main body region vertically separting source from drain and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 18/448541
[patent_app_country] => US
[patent_app_date] => 2023-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 1128
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18448541
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/448541 | SEMICONDUCTOR DEVICE AND METHOD FORMING THE SAME | Aug 10, 2023 | Pending |
Array
(
[id] => 19775439
[patent_doc_number] => 20250056865
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-13
[patent_title] => SEMICONDUCTOR DEVICE BACKSIDE ISOLATION FEATURE INTEGRATION
[patent_app_type] => utility
[patent_app_number] => 18/366083
[patent_app_country] => US
[patent_app_date] => 2023-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9924
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18366083
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/366083 | SEMICONDUCTOR DEVICE BACKSIDE ISOLATION FEATURE INTEGRATION | Aug 6, 2023 | Pending |
Array
(
[id] => 19875141
[patent_doc_number] => 12268027
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-01
[patent_title] => Middle-of-line interconnect structure and manufacturing method
[patent_app_type] => utility
[patent_app_number] => 18/365503
[patent_app_country] => US
[patent_app_date] => 2023-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 28
[patent_no_of_words] => 7900
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18365503
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/365503 | Middle-of-line interconnect structure and manufacturing method | Aug 3, 2023 | Issued |
Array
(
[id] => 18789553
[patent_doc_number] => 20230378243
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => ISOLATOR
[patent_app_type] => utility
[patent_app_number] => 18/230137
[patent_app_country] => US
[patent_app_date] => 2023-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10487
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18230137
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/230137 | Isolator | Aug 2, 2023 | Issued |