
Maliheh Malek
Examiner (ID: 3860, Phone: (571)270-1874 , Office: P/2813 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813 |
| Total Applications | 778 |
| Issued Applications | 579 |
| Pending Applications | 69 |
| Abandoned Applications | 142 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19086383
[patent_doc_number] => 20240113184
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/193859
[patent_app_country] => US
[patent_app_date] => 2023-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8814
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18193859
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/193859 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Mar 30, 2023 | Issued |
Array
(
[id] => 18696393
[patent_doc_number] => 20230326831
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-12
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/127895
[patent_app_country] => US
[patent_app_date] => 2023-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13664
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18127895
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/127895 | Semiconductor device with improved reliability of a connection relation between a through via and a lower wiring layer | Mar 28, 2023 | Issued |
Array
(
[id] => 19484252
[patent_doc_number] => 20240332294
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => FORKSHEET TRANSISTOR WITH DUAL DEPTH LATE CELL BOUNDARY CUT
[patent_app_type] => utility
[patent_app_number] => 18/192247
[patent_app_country] => US
[patent_app_date] => 2023-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7200
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18192247
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/192247 | Forksheet transistor with dual depth late cell boundary cut | Mar 28, 2023 | Issued |
Array
(
[id] => 20637895
[patent_doc_number] => 12598792
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-07
[patent_title] => Semiconductor structure and method for manufacturing the same which increases the channel length
[patent_app_type] => utility
[patent_app_number] => 18/176612
[patent_app_country] => US
[patent_app_date] => 2023-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 2280
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18176612
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/176612 | Semiconductor structure and method for manufacturing the same which increases the channel length | Feb 28, 2023 | Issued |
Array
(
[id] => 19010120
[patent_doc_number] => 20240074191
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME, AND ELECTRONIC APPARATUS INCLUDING MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/175907
[patent_app_country] => US
[patent_app_date] => 2023-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9742
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18175907
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/175907 | Memory device and method of manufacturing the same, and electronic apparatus including memory device | Feb 27, 2023 | Issued |
Array
(
[id] => 20675272
[patent_doc_number] => 12615805
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-28
[patent_title] => Display panel with improved mobility of the thin film transistor
[patent_app_type] => utility
[patent_app_number] => 18/247554
[patent_app_country] => US
[patent_app_date] => 2023-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 22
[patent_no_of_words] => 5688
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 266
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18247554
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/247554 | Display panel with improved mobility of the thin film transistor | Feb 27, 2023 | Issued |
Array
(
[id] => 19853128
[patent_doc_number] => 20250098479
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-20
[patent_title] => DISPLAY SUBSTRATE AND DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/291759
[patent_app_country] => US
[patent_app_date] => 2023-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17760
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18291759
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/291759 | DISPLAY SUBSTRATE AND DISPLAY APPARATUS | Feb 27, 2023 | Pending |
Array
(
[id] => 19407371
[patent_doc_number] => 20240290882
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => SEMICONDUCTOR DEVICE HAVING SILICON PLUGS FOR TRENCH AND/OR MESA SEGMENTATION
[patent_app_type] => utility
[patent_app_number] => 18/113351
[patent_app_country] => US
[patent_app_date] => 2023-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7323
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18113351
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/113351 | SEMICONDUCTOR DEVICE HAVING SILICON PLUGS FOR TRENCH AND/OR MESA SEGMENTATION | Feb 22, 2023 | Pending |
Array
(
[id] => 20885711
[patent_doc_number] => 12701770
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-08-04
[patent_title] => Power module including a semiconductor device with parasitic diode
[patent_app_type] => utility
[patent_app_number] => 18/169218
[patent_app_country] => US
[patent_app_date] => 2023-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 0
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18169218
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/169218 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Feb 14, 2023 | Pending |
Array
(
[id] => 20334466
[patent_doc_number] => 12464762
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-04
[patent_title] => EDMOS and fabricating method of the same
[patent_app_type] => utility
[patent_app_number] => 18/108019
[patent_app_country] => US
[patent_app_date] => 2023-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 0
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18108019
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/108019 | EDMOS and fabricating method of the same | Feb 9, 2023 | Issued |
Array
(
[id] => 20230430
[patent_doc_number] => 12419095
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-16
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 18/161329
[patent_app_country] => US
[patent_app_date] => 2023-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 2337
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 387
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18161329
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/161329 | Semiconductor device | Jan 29, 2023 | Issued |
Array
(
[id] => 18424181
[patent_doc_number] => 20230178645
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING SAME
[patent_app_type] => utility
[patent_app_number] => 18/161119
[patent_app_country] => US
[patent_app_date] => 2023-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5645
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18161119
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/161119 | Semiconductor structure with increased channel length and method for forming the same | Jan 29, 2023 | Issued |
Array
(
[id] => 20885713
[patent_doc_number] => 12701772
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-08-04
[patent_title] => Semiconductor structure with different distances between gates and source contacts, and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 18/153362
[patent_app_country] => US
[patent_app_date] => 2023-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 2243
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18153362
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/153362 | SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURING THE SAME | Jan 11, 2023 | Pending |
Array
(
[id] => 19321633
[patent_doc_number] => 20240243180
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-18
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/153368
[patent_app_country] => US
[patent_app_date] => 2023-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4365
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18153368
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/153368 | Semiconductor device and a method of fabricating the same with increased effective width of the channel without increasing the width of the gate active region | Jan 11, 2023 | Issued |
Array
(
[id] => 20375255
[patent_doc_number] => 12482699
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-25
[patent_title] => Manufacturing method of semiconductor device including forming a recess filling pattern
[patent_app_type] => utility
[patent_app_number] => 18/092239
[patent_app_country] => US
[patent_app_date] => 2022-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 43
[patent_no_of_words] => 1160
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18092239
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/092239 | Manufacturing method of semiconductor device including forming a recess filling pattern | Dec 30, 2022 | Issued |
Array
(
[id] => 18835408
[patent_doc_number] => 20230403935
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-14
[patent_title] => Thermoelectric Cooling Modules
[patent_app_type] => utility
[patent_app_number] => 18/084360
[patent_app_country] => US
[patent_app_date] => 2022-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8742
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18084360
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/084360 | Thermoelectric Cooling Modules | Dec 18, 2022 | Pending |
Array
(
[id] => 19221623
[patent_doc_number] => 20240186327
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => GATE-ALL-AROUND DEVICES WITH DIFFERENT GATE OXIDE THICKNESSES
[patent_app_type] => utility
[patent_app_number] => 18/074814
[patent_app_country] => US
[patent_app_date] => 2022-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12098
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18074814
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/074814 | GATE-ALL-AROUND DEVICES WITH DIFFERENT GATE OXIDE THICKNESSES | Dec 4, 2022 | Pending |
Array
(
[id] => 20334465
[patent_doc_number] => 12464761
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-04
[patent_title] => LOCOS fillet for drain reduced breakdown in high voltage transistors
[patent_app_type] => utility
[patent_app_number] => 18/072201
[patent_app_country] => US
[patent_app_date] => 2022-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 23
[patent_no_of_words] => 0
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18072201
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/072201 | LOCOS fillet for drain reduced breakdown in high voltage transistors | Nov 29, 2022 | Issued |
Array
(
[id] => 19206391
[patent_doc_number] => 20240178290
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-30
[patent_title] => IC STRUCTURE WITH GATE ELECTRODE FULLY WITHIN V-SHAPED CAVITY
[patent_app_type] => utility
[patent_app_number] => 18/059186
[patent_app_country] => US
[patent_app_date] => 2022-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3277
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18059186
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/059186 | IC structure with gate electrode fully within V-shaped cavity | Nov 27, 2022 | Issued |
Array
(
[id] => 19176371
[patent_doc_number] => 20240162345
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => TRANSISTOR WITH METAL FIELD PLATE CONTACT
[patent_app_type] => utility
[patent_app_number] => 17/984736
[patent_app_country] => US
[patent_app_date] => 2022-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3108
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17984736
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/984736 | Transistor with metal field plate contact | Nov 9, 2022 | Issued |