
Maliheh Malek
Examiner (ID: 3860, Phone: (571)270-1874 , Office: P/2813 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813 |
| Total Applications | 778 |
| Issued Applications | 579 |
| Pending Applications | 69 |
| Abandoned Applications | 142 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17949585
[patent_doc_number] => 20220336604
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => METHOD FOR FORMING SEMICONDUCTOR STRUCTURE FOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/810814
[patent_app_country] => US
[patent_app_date] => 2022-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14129
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17810814
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/810814 | Method for forming semiconductor structure for memory device | Jul 4, 2022 | Issued |
Array
(
[id] => 20496674
[patent_doc_number] => 12538565
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-27
[patent_title] => Self-aligned bottom spacer
[patent_app_type] => utility
[patent_app_number] => 17/810652
[patent_app_country] => US
[patent_app_date] => 2022-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 27
[patent_no_of_words] => 1091
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17810652
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/810652 | Self-aligned bottom spacer | Jul 4, 2022 | Issued |
Array
(
[id] => 18211217
[patent_doc_number] => 20230057480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-23
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING SAME
[patent_app_type] => utility
[patent_app_number] => 17/810634
[patent_app_country] => US
[patent_app_date] => 2022-07-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7412
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17810634
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/810634 | Semiconductor structure including a plurality of semicondcutor pillars and bit line isolation trenches and method for forming same | Jul 3, 2022 | Issued |
Array
(
[id] => 20405672
[patent_doc_number] => 12495663
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-09
[patent_title] => Flexible electroluminescent devices
[patent_app_type] => utility
[patent_app_number] => 17/856745
[patent_app_country] => US
[patent_app_date] => 2022-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 7827
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17856745
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/856745 | Flexible electroluminescent devices | Jun 30, 2022 | Issued |
Array
(
[id] => 18882860
[patent_doc_number] => 20240006229
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-04
[patent_title] => GAP FILLING METHOD IN SEMICONDUCTOR MANUFACTURING PROCESS
[patent_app_type] => utility
[patent_app_number] => 17/854474
[patent_app_country] => US
[patent_app_date] => 2022-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12390
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17854474
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/854474 | Gap filling method in semiconductor manufacturing process | Jun 29, 2022 | Issued |
Array
(
[id] => 18224923
[patent_doc_number] => 20230063917
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/854477
[patent_app_country] => US
[patent_app_date] => 2022-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6475
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17854477
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/854477 | 3D NAND memory device with isolation trenches and fabrication method thereof | Jun 29, 2022 | Issued |
Array
(
[id] => 20216101
[patent_doc_number] => 12412755
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-09
[patent_title] => Etching system for fabricating semiconductor device structure
[patent_app_type] => utility
[patent_app_number] => 17/848513
[patent_app_country] => US
[patent_app_date] => 2022-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6680
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17848513
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/848513 | Etching system for fabricating semiconductor device structure | Jun 23, 2022 | Issued |
Array
(
[id] => 18849084
[patent_doc_number] => 20230411488
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => SEMICONDUCTOR DEVICE HAVING GATE ELECTRODES WITH DOPANT OF DIFFERENT CONDUCTIVE TYPES
[patent_app_type] => utility
[patent_app_number] => 17/844971
[patent_app_country] => US
[patent_app_date] => 2022-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6659
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17844971
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/844971 | Semiconductor device having gate electrodes with dopant of different conductive types | Jun 20, 2022 | Issued |
Array
(
[id] => 18848839
[patent_doc_number] => 20230411243
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => TRANSISTOR DIE WITH PRIMARY AND ANCILLARY TRANSISTOR ELEMENTS
[patent_app_type] => utility
[patent_app_number] => 17/807841
[patent_app_country] => US
[patent_app_date] => 2022-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18091
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17807841
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/807841 | Transistor die with primary and ancillary transistor elements | Jun 19, 2022 | Issued |
Array
(
[id] => 19153851
[patent_doc_number] => 11978775
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-07
[patent_title] => Method of fabricating semiconductor devices including a fin field effect transistor
[patent_app_type] => utility
[patent_app_number] => 17/841873
[patent_app_country] => US
[patent_app_date] => 2022-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 7331
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17841873
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/841873 | Method of fabricating semiconductor devices including a fin field effect transistor | Jun 15, 2022 | Issued |
Array
(
[id] => 17900990
[patent_doc_number] => 20220310652
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-29
[patent_title] => THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/838644
[patent_app_country] => US
[patent_app_date] => 2022-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12217
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17838644
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/838644 | Three-dimensional semiconductor memory devices | Jun 12, 2022 | Issued |
Array
(
[id] => 18789301
[patent_doc_number] => 20230377952
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => Gallium Nitride Device with Field Plate Structure and Method of Manufacturing the Same
[patent_app_type] => utility
[patent_app_number] => 17/835983
[patent_app_country] => US
[patent_app_date] => 2022-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5242
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17835983
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/835983 | Gallium nitride device with field plate structure and method of manufacturing the same | Jun 8, 2022 | Issued |
Array
(
[id] => 19664333
[patent_doc_number] => 12178037
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-24
[patent_title] => Method of manufacturing semiconductor device with word lines
[patent_app_type] => utility
[patent_app_number] => 17/831892
[patent_app_country] => US
[patent_app_date] => 2022-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 39
[patent_no_of_words] => 8247
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17831892
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/831892 | Method of manufacturing semiconductor device with word lines | Jun 2, 2022 | Issued |
Array
(
[id] => 18821253
[patent_doc_number] => 20230395594
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => METHOD FOR FABRICATING SEMICONDUCTOR DEVICE WITH GUARD RING
[patent_app_type] => utility
[patent_app_number] => 17/830723
[patent_app_country] => US
[patent_app_date] => 2022-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9188
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17830723
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/830723 | Method for fabricating semiconductor device with guard ring | Jun 1, 2022 | Issued |
Array
(
[id] => 18821252
[patent_doc_number] => 20230395593
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => SEMICONDUCTOR DEVICE WITH GUARD RING
[patent_app_type] => utility
[patent_app_number] => 17/830480
[patent_app_country] => US
[patent_app_date] => 2022-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9182
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17830480
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/830480 | Semiconductor device with guard ring | Jun 1, 2022 | Issued |
Array
(
[id] => 19937024
[patent_doc_number] => 12310246
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-20
[patent_title] => Fabricating an electroconductive contact on a top surface of a tunneling magnetoresistance element
[patent_app_type] => utility
[patent_app_number] => 17/804680
[patent_app_country] => US
[patent_app_date] => 2022-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 76
[patent_no_of_words] => 1871
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17804680
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/804680 | Fabricating an electroconductive contact on a top surface of a tunneling magnetoresistance element | May 30, 2022 | Issued |
Array
(
[id] => 20622863
[patent_doc_number] => 12590363
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-31
[patent_title] => Apparatus for single chamber deposition and etch
[patent_app_type] => utility
[patent_app_number] => 17/825229
[patent_app_country] => US
[patent_app_date] => 2022-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 1145
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17825229
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/825229 | Apparatus for single chamber deposition and etch | May 25, 2022 | Issued |
Array
(
[id] => 19421468
[patent_doc_number] => 20240297592
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-05
[patent_title] => POWER SEMICONDUCTOR MODULE AND POWER CONVERSION DEVICE USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/578429
[patent_app_country] => US
[patent_app_date] => 2022-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5230
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18578429
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/578429 | POWER SEMICONDUCTOR MODULE AND POWER CONVERSION DEVICE USING THE SAME | May 9, 2022 | Pending |
Array
(
[id] => 19286458
[patent_doc_number] => 20240222938
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => MANUFACTURING OF SURFACE EMITTING LASERS INCLUDING AN INTEGRATED METASTRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/289168
[patent_app_country] => US
[patent_app_date] => 2022-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7948
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18289168
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/289168 | MANUFACTURING OF SURFACE EMITTING LASERS INCLUDING AN INTEGRATED METASTRUCTURE | May 3, 2022 | Pending |
Array
(
[id] => 17811068
[patent_doc_number] => 20220262903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-18
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING METAL-2 DIMENSIONAL MATERIAL-SEMICONDUCTOR CONTACT
[patent_app_type] => utility
[patent_app_number] => 17/735475
[patent_app_country] => US
[patent_app_date] => 2022-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6503
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17735475
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/735475 | Semiconductor device including metal-2 dimensional material-semiconductor contact | May 2, 2022 | Issued |