
Mamadou L. Diallo
Examiner (ID: 18306)
| Most Active Art Unit | 2895 |
| Art Unit(s) | 3648, 2897, 2819, 2895, 2811, 4174 |
| Total Applications | 1724 |
| Issued Applications | 1539 |
| Pending Applications | 108 |
| Abandoned Applications | 112 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19183788
[patent_doc_number] => 11990389
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-21
[patent_title] => Semiconductor package including embedded cooling structure
[patent_app_type] => utility
[patent_app_number] => 17/550347
[patent_app_country] => US
[patent_app_date] => 2021-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3709
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17550347
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/550347 | Semiconductor package including embedded cooling structure | Dec 13, 2021 | Issued |
Array
(
[id] => 17676750
[patent_doc_number] => 20220189917
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-16
[patent_title] => THROUGH-SILICON TRANSMISSION LINES AND OTHER STRUCTURES ENABLED BY SAME
[patent_app_type] => utility
[patent_app_number] => 17/548050
[patent_app_country] => US
[patent_app_date] => 2021-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9613
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17548050
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/548050 | Through-silicon transmission lines and other structures enabled by same | Dec 9, 2021 | Issued |
Array
(
[id] => 17486078
[patent_doc_number] => 20220093582
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-24
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 17/541869
[patent_app_country] => US
[patent_app_date] => 2021-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8277
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17541869
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/541869 | Semiconductor package including a first semiconductor chip with a plurality of first chip pads directly bonded to a plurality of second chip pads of an upper semiconductor chip | Dec 2, 2021 | Issued |
Array
(
[id] => 18827706
[patent_doc_number] => 11842996
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-12
[patent_title] => Transistor with odd-mode oscillation stabilization circuit
[patent_app_type] => utility
[patent_app_number] => 17/456434
[patent_app_country] => US
[patent_app_date] => 2021-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 10070
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17456434
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/456434 | Transistor with odd-mode oscillation stabilization circuit | Nov 23, 2021 | Issued |
Array
(
[id] => 17869042
[patent_doc_number] => 20220291779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/531853
[patent_app_country] => US
[patent_app_date] => 2021-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12695
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17531853
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/531853 | Display device | Nov 21, 2021 | Issued |
Array
(
[id] => 20204177
[patent_doc_number] => 12406962
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-02
[patent_title] => Power delivery through capacitor-dies in a multi-layered microelectronic assembly
[patent_app_type] => utility
[patent_app_number] => 17/531374
[patent_app_country] => US
[patent_app_date] => 2021-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 12147
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17531374
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/531374 | Power delivery through capacitor-dies in a multi-layered microelectronic assembly | Nov 18, 2021 | Issued |
Array
(
[id] => 20204177
[patent_doc_number] => 12406962
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-02
[patent_title] => Power delivery through capacitor-dies in a multi-layered microelectronic assembly
[patent_app_type] => utility
[patent_app_number] => 17/531374
[patent_app_country] => US
[patent_app_date] => 2021-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 12147
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17531374
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/531374 | Power delivery through capacitor-dies in a multi-layered microelectronic assembly | Nov 18, 2021 | Issued |
Array
(
[id] => 17917629
[patent_doc_number] => 20220320025
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/529462
[patent_app_country] => US
[patent_app_date] => 2021-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14261
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17529462
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/529462 | Three-dimensional semiconductor memory device and electronic system including the same | Nov 17, 2021 | Issued |
Array
(
[id] => 18379885
[patent_doc_number] => 20230154974
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-18
[patent_title] => STANDALONE ISOLATION CAPACITOR
[patent_app_type] => utility
[patent_app_number] => 17/529750
[patent_app_country] => US
[patent_app_date] => 2021-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6390
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17529750
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/529750 | Standalone isolation capacitor | Nov 17, 2021 | Issued |
Array
(
[id] => 18563034
[patent_doc_number] => 11728287
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Wafer-level bonding of obstructive elements
[patent_app_type] => utility
[patent_app_number] => 17/454971
[patent_app_country] => US
[patent_app_date] => 2021-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 34
[patent_no_of_words] => 9376
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17454971
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/454971 | Wafer-level bonding of obstructive elements | Nov 14, 2021 | Issued |
Array
(
[id] => 19830046
[patent_doc_number] => 12250853
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-11
[patent_title] => Display device with connected shielding layer and gate electrode layer and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/614519
[patent_app_country] => US
[patent_app_date] => 2021-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 4965
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17614519
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/614519 | Display device with connected shielding layer and gate electrode layer and manufacturing method thereof | Nov 3, 2021 | Issued |
Array
(
[id] => 17855420
[patent_doc_number] => 20220285463
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/505517
[patent_app_country] => US
[patent_app_date] => 2021-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13954
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17505517
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/505517 | Display apparatus | Oct 18, 2021 | Issued |
Array
(
[id] => 19627193
[patent_doc_number] => 12166042
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-10
[patent_title] => Stacked nanosheet gate-all-around device structures
[patent_app_type] => utility
[patent_app_number] => 17/502374
[patent_app_country] => US
[patent_app_date] => 2021-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 5236
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17502374
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/502374 | Stacked nanosheet gate-all-around device structures | Oct 14, 2021 | Issued |
Array
(
[id] => 17448358
[patent_doc_number] => 20220068863
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => SEMICONDUCTOR PACKAGES AND METHODS OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/500079
[patent_app_country] => US
[patent_app_date] => 2021-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8616
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17500079
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/500079 | Semiconductor packages having improved reliability in bonds between connection conductors and pads and methods of manufacturing the same | Oct 12, 2021 | Issued |
Array
(
[id] => 19429987
[patent_doc_number] => 12089441
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-10
[patent_title] => Display panel and display device
[patent_app_type] => utility
[patent_app_number] => 17/500152
[patent_app_country] => US
[patent_app_date] => 2021-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4635
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17500152
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/500152 | Display panel and display device | Oct 12, 2021 | Issued |
Array
(
[id] => 17522312
[patent_doc_number] => 20220108161
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-07
[patent_title] => Three Dimensional Circuit Implementing Machine Trained Network
[patent_app_type] => utility
[patent_app_number] => 17/500374
[patent_app_country] => US
[patent_app_date] => 2021-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9983
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17500374
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/500374 | Three dimensional circuit implementing machine trained network | Oct 12, 2021 | Issued |
Array
(
[id] => 19488896
[patent_doc_number] => 12108641
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-01
[patent_title] => Display panel interconnection line configurations
[patent_app_type] => utility
[patent_app_number] => 17/500160
[patent_app_country] => US
[patent_app_date] => 2021-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3340
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17500160
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/500160 | Display panel interconnection line configurations | Oct 12, 2021 | Issued |
Array
(
[id] => 17403208
[patent_doc_number] => 20220045299
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-10
[patent_title] => DISPLAY PANEL AND METHOD FOR MANUFACTURING THE SAME, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/499050
[patent_app_country] => US
[patent_app_date] => 2021-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5181
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17499050
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/499050 | Display panel and method for manufacturing the same, and display device | Oct 11, 2021 | Issued |
Array
(
[id] => 19640474
[patent_doc_number] => 12171099
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-17
[patent_title] => Semiconductor memory device capable of connecting each of a plurality of cell strings to a source line through a discharge transistor and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/497313
[patent_app_country] => US
[patent_app_date] => 2021-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 20
[patent_no_of_words] => 7182
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17497313
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/497313 | Semiconductor memory device capable of connecting each of a plurality of cell strings to a source line through a discharge transistor and method of manufacturing the same | Oct 7, 2021 | Issued |
Array
(
[id] => 19627169
[patent_doc_number] => 12166018
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-10
[patent_title] => Stretchable display device
[patent_app_type] => utility
[patent_app_number] => 17/497640
[patent_app_country] => US
[patent_app_date] => 2021-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 14440
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17497640
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/497640 | Stretchable display device | Oct 7, 2021 | Issued |