Mang Hang Yeung
Examiner (ID: 1315, Phone: (571)270-7319 , Office: P/2463 )
Most Active Art Unit | 2463 |
Art Unit(s) | 2416, 2463 |
Total Applications | 761 |
Issued Applications | 610 |
Pending Applications | 64 |
Abandoned Applications | 87 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 12393306
[patent_doc_number] => 09965350
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-08
[patent_title] => Maintaining cyclic redundancy check context in a synchronous I/O endpoint device cache system
[patent_app_type] => utility
[patent_app_number] => 15/281690
[patent_app_country] => US
[patent_app_date] => 2016-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9407
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15281690
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/281690 | Maintaining cyclic redundancy check context in a synchronous I/O endpoint device cache system | Sep 29, 2016 | Issued |
Array
(
[id] => 13189439
[patent_doc_number] => 10110258
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-23
[patent_title] => Accelerated erasure coding for storage systems
[patent_app_type] => utility
[patent_app_number] => 15/281172
[patent_app_country] => US
[patent_app_date] => 2016-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5198
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15281172
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/281172 | Accelerated erasure coding for storage systems | Sep 29, 2016 | Issued |
Array
(
[id] => 13226657
[patent_doc_number] => 10127104
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-13
[patent_title] => Semiconductor memory device and memory system
[patent_app_type] => utility
[patent_app_number] => 15/280264
[patent_app_country] => US
[patent_app_date] => 2016-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 13098
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15280264
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/280264 | Semiconductor memory device and memory system | Sep 28, 2016 | Issued |
Array
(
[id] => 11398677
[patent_doc_number] => 20170019215
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-19
[patent_title] => 'Systems and Methods for Digital Radio Broadcast with Cross Platform Reception'
[patent_app_type] => utility
[patent_app_number] => 15/277481
[patent_app_country] => US
[patent_app_date] => 2016-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 31139
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15277481
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/277481 | Systems and Methods for Digital Radio Broadcast with Cross Platform Reception | Sep 26, 2016 | Abandoned |
Array
(
[id] => 13679335
[patent_doc_number] => 20160378404
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-29
[patent_title] => SYSTEM AND METHOD OF INTERFACING CO-PROCESSORS AND INPUT/OUTPUT DEVICES VIA A MAIN MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 15/262462
[patent_app_country] => US
[patent_app_date] => 2016-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11953
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15262462
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/262462 | System and method of interfacing co-processors and input/output devices via a main memory system | Sep 11, 2016 | Issued |
Array
(
[id] => 16250167
[patent_doc_number] => 10749550
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-18
[patent_title] => Likelihood generation device, receiving apparatus, likelihood generation method, and optical transmission system
[patent_app_type] => utility
[patent_app_number] => 16/324080
[patent_app_country] => US
[patent_app_date] => 2016-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 14424
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16324080
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/324080 | Likelihood generation device, receiving apparatus, likelihood generation method, and optical transmission system | Aug 31, 2016 | Issued |
Array
(
[id] => 13436947
[patent_doc_number] => 20180270016
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => MOBILE COMMUNICATION SYSTEM USING SUBCODING TECHNIQUES
[patent_app_type] => utility
[patent_app_number] => 15/761314
[patent_app_country] => US
[patent_app_date] => 2016-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14546
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15761314
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/761314 | Mobile communication system using subcoding techniques | Aug 22, 2016 | Issued |
Array
(
[id] => 11328969
[patent_doc_number] => 20160359582
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-08
[patent_title] => 'PACKET TRANSMISSION/RECEPTION APPARATUS AND METHOD USING FORWARD ERROR CORRECTION SCHEME'
[patent_app_type] => utility
[patent_app_number] => 15/243055
[patent_app_country] => US
[patent_app_date] => 2016-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 10992
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15243055
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/243055 | Packet transmission/reception apparatus and method using forward error correction scheme | Aug 21, 2016 | Issued |
Array
(
[id] => 13044647
[patent_doc_number] => 10044471
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-07
[patent_title] => Delivering CPRI and ethernet signals over optical networks
[patent_app_type] => utility
[patent_app_number] => 15/242615
[patent_app_country] => US
[patent_app_date] => 2016-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 11378
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15242615
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/242615 | Delivering CPRI and ethernet signals over optical networks | Aug 21, 2016 | Issued |
Array
(
[id] => 13068759
[patent_doc_number] => 10055159
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-21
[patent_title] => Morphic storage device
[patent_app_type] => utility
[patent_app_number] => 15/242433
[patent_app_country] => US
[patent_app_date] => 2016-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 7246
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15242433
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/242433 | Morphic storage device | Aug 18, 2016 | Issued |
Array
(
[id] => 12551283
[patent_doc_number] => 10013310
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-03
[patent_title] => Cache memory device and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 15/241808
[patent_app_country] => US
[patent_app_date] => 2016-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7855
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15241808
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/241808 | Cache memory device and operating method thereof | Aug 18, 2016 | Issued |
Array
(
[id] => 13005635
[patent_doc_number] => 10026488
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-17
[patent_title] => Non-volatile memory with read disturb detection for open blocks
[patent_app_type] => utility
[patent_app_number] => 15/240188
[patent_app_country] => US
[patent_app_date] => 2016-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 23
[patent_no_of_words] => 13922
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15240188
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/240188 | Non-volatile memory with read disturb detection for open blocks | Aug 17, 2016 | Issued |
Array
(
[id] => 11328055
[patent_doc_number] => 20160358667
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-08
[patent_title] => 'SEMICONDUCTOR DEVICE HAVING CAPABILITY OF GENERATING CHIP IDENTIFICATION INFORMATION'
[patent_app_type] => utility
[patent_app_number] => 15/240863
[patent_app_country] => US
[patent_app_date] => 2016-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 12053
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15240863
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/240863 | Semiconductor device having capability of generating chip identification information | Aug 17, 2016 | Issued |
Array
(
[id] => 13005623
[patent_doc_number] => 10026482
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-17
[patent_title] => Semiconductor memory device, erasing method and programing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/239763
[patent_app_country] => US
[patent_app_date] => 2016-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 10291
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15239763
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/239763 | Semiconductor memory device, erasing method and programing method thereof | Aug 16, 2016 | Issued |
Array
(
[id] => 13173601
[patent_doc_number] => 10102920
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-16
[patent_title] => Memory system with a weighted read retry table
[patent_app_type] => utility
[patent_app_number] => 15/237196
[patent_app_country] => US
[patent_app_date] => 2016-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 9074
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15237196
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/237196 | Memory system with a weighted read retry table | Aug 14, 2016 | Issued |
Array
(
[id] => 12412140
[patent_doc_number] => 09970985
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-15
[patent_title] => Reconfiguring debug circuitry
[patent_app_type] => utility
[patent_app_number] => 15/235597
[patent_app_country] => US
[patent_app_date] => 2016-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 7613
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15235597
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/235597 | Reconfiguring debug circuitry | Aug 11, 2016 | Issued |
Array
(
[id] => 13017381
[patent_doc_number] => 10031805
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-24
[patent_title] => Assigning slices to storage locations based on a predicted lifespan
[patent_app_type] => utility
[patent_app_number] => 15/232288
[patent_app_country] => US
[patent_app_date] => 2016-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 8365
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 426
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15232288
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/232288 | Assigning slices to storage locations based on a predicted lifespan | Aug 8, 2016 | Issued |
Array
(
[id] => 16324914
[patent_doc_number] => 10784895
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-22
[patent_title] => Inter-block modifications to generate sub-matrix of rate compatible parity check matrix
[patent_app_type] => utility
[patent_app_number] => 16/321911
[patent_app_country] => US
[patent_app_date] => 2016-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 9216
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16321911
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/321911 | Inter-block modifications to generate sub-matrix of rate compatible parity check matrix | Aug 7, 2016 | Issued |
Array
(
[id] => 11862735
[patent_doc_number] => 09742438
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-22
[patent_title] => 'Method and apparatus for cipher detection'
[patent_app_type] => utility
[patent_app_number] => 15/229653
[patent_app_country] => US
[patent_app_date] => 2016-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5406
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15229653
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/229653 | Method and apparatus for cipher detection | Aug 4, 2016 | Issued |
Array
(
[id] => 11432793
[patent_doc_number] => 09571124
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-14
[patent_title] => 'Method for generating forward error correction packet in multimedia system and method and apparatus for transmitting and receiving forward error correction packet'
[patent_app_type] => utility
[patent_app_number] => 15/229889
[patent_app_country] => US
[patent_app_date] => 2016-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 9058
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15229889
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/229889 | Method for generating forward error correction packet in multimedia system and method and apparatus for transmitting and receiving forward error correction packet | Aug 4, 2016 | Issued |