Mang Hang Yeung
Examiner (ID: 1315, Phone: (571)270-7319 , Office: P/2463 )
Most Active Art Unit | 2463 |
Art Unit(s) | 2416, 2463 |
Total Applications | 761 |
Issued Applications | 610 |
Pending Applications | 64 |
Abandoned Applications | 87 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 12316533
[patent_doc_number] => 09941901
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-10
[patent_title] => Systems and methods for soft decision generation in a solid state memory system
[patent_app_type] => utility
[patent_app_number] => 15/055006
[patent_app_country] => US
[patent_app_date] => 2016-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 8223
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15055006
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/055006 | Systems and methods for soft decision generation in a solid state memory system | Feb 25, 2016 | Issued |
Array
(
[id] => 13111573
[patent_doc_number] => 10074444
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-11
[patent_title] => Repair circuit, semiconductor apparatus and semiconductor system using the same
[patent_app_type] => utility
[patent_app_number] => 15/048226
[patent_app_country] => US
[patent_app_date] => 2016-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5403
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15048226
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/048226 | Repair circuit, semiconductor apparatus and semiconductor system using the same | Feb 18, 2016 | Issued |
Array
(
[id] => 11565620
[patent_doc_number] => 09628222
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-18
[patent_title] => 'Transmission method using parity packets, transmitter and repeater'
[patent_app_type] => utility
[patent_app_number] => 15/046939
[patent_app_country] => US
[patent_app_date] => 2016-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 59
[patent_figures_cnt] => 74
[patent_no_of_words] => 34696
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15046939
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/046939 | Transmission method using parity packets, transmitter and repeater | Feb 17, 2016 | Issued |
Array
(
[id] => 12242989
[patent_doc_number] => 20180075852
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-15
[patent_title] => 'METHOD AND APPARATUS FOR EMBEDDING AND REGAINING WATERMARKS IN AN AMBISONICS REPRESENTATION OF A SOUND FIELD'
[patent_app_type] => utility
[patent_app_number] => 15/561065
[patent_app_country] => US
[patent_app_date] => 2016-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3619
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15561065
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/561065 | METHOD AND APPARATUS FOR EMBEDDING AND REGAINING WATERMARKS IN AN AMBISONICS REPRESENTATION OF A SOUND FIELD | Feb 17, 2016 | Abandoned |
Array
(
[id] => 11258450
[patent_doc_number] => 09483350
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-11-01
[patent_title] => 'Flash memory codeword architectures'
[patent_app_type] => utility
[patent_app_number] => 15/014434
[patent_app_country] => US
[patent_app_date] => 2016-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8285
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 534
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15014434
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/014434 | Flash memory codeword architectures | Feb 2, 2016 | Issued |
Array
(
[id] => 12173850
[patent_doc_number] => 09891994
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-02-13
[patent_title] => 'Updated raid 6 implementation'
[patent_app_type] => utility
[patent_app_number] => 14/984137
[patent_app_country] => US
[patent_app_date] => 2015-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4627
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14984137
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/984137 | Updated raid 6 implementation | Dec 29, 2015 | Issued |
Array
(
[id] => 11029572
[patent_doc_number] => 20160226528
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-04
[patent_title] => 'NON-UNIFORM QUANTIZATION OF LOG LIKELIHOOD RATIOS'
[patent_app_type] => utility
[patent_app_number] => 14/983729
[patent_app_country] => US
[patent_app_date] => 2015-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7568
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14983729
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/983729 | Non-uniform quantization of log likelihood ratios | Dec 29, 2015 | Issued |
Array
(
[id] => 12414117
[patent_doc_number] => 09971648
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-05-15
[patent_title] => Dynamic parities mechanism
[patent_app_type] => utility
[patent_app_number] => 14/982971
[patent_app_country] => US
[patent_app_date] => 2015-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4584
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14982971
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/982971 | Dynamic parities mechanism | Dec 28, 2015 | Issued |
Array
(
[id] => 11780772
[patent_doc_number] => 09389955
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-07-12
[patent_title] => 'String dataflow error detection'
[patent_app_type] => utility
[patent_app_number] => 14/982005
[patent_app_country] => US
[patent_app_date] => 2015-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5996
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 291
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14982005
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/982005 | String dataflow error detection | Dec 28, 2015 | Issued |
Array
(
[id] => 11716165
[patent_doc_number] => 20170184665
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-29
[patent_title] => 'DYNAMICALLY CONFIGURABLE SHARED SCAN CLOCK CHANNEL ARCHITECTURE'
[patent_app_type] => utility
[patent_app_number] => 14/981716
[patent_app_country] => US
[patent_app_date] => 2015-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5647
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14981716
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/981716 | DYNAMICALLY CONFIGURABLE SHARED SCAN CLOCK CHANNEL ARCHITECTURE | Dec 27, 2015 | Abandoned |
Array
(
[id] => 12295890
[patent_doc_number] => 09935653
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-03
[patent_title] => Enhanced cyclical redundancy check circuit based on galois-field arithmetic
[patent_app_type] => utility
[patent_app_number] => 14/980201
[patent_app_country] => US
[patent_app_date] => 2015-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 8389
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14980201
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/980201 | Enhanced cyclical redundancy check circuit based on galois-field arithmetic | Dec 27, 2015 | Issued |
Array
(
[id] => 11718000
[patent_doc_number] => 20170186499
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-29
[patent_title] => 'TEST MODE CIRCUIT FOR MEMORY APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/981180
[patent_app_country] => US
[patent_app_date] => 2015-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5721
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14981180
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/981180 | Test mode circuit for memory apparatus | Dec 27, 2015 | Issued |
Array
(
[id] => 12039480
[patent_doc_number] => 09817714
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-14
[patent_title] => 'Memory device on-die error checking and correcting code'
[patent_app_type] => utility
[patent_app_number] => 14/998142
[patent_app_country] => US
[patent_app_date] => 2015-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 17421
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14998142
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/998142 | Memory device on-die error checking and correcting code | Dec 25, 2015 | Issued |
Array
(
[id] => 11473897
[patent_doc_number] => 20170060680
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-02
[patent_title] => 'Memory device check bit read mode'
[patent_app_type] => utility
[patent_app_number] => 14/998059
[patent_app_country] => US
[patent_app_date] => 2015-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 11891
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14998059
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/998059 | Memory device check bit read mode | Dec 25, 2015 | Issued |
Array
(
[id] => 12189495
[patent_doc_number] => 20180048431
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-15
[patent_title] => 'DATA RETRANSMISSION METHOD AND APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 15/550249
[patent_app_country] => US
[patent_app_date] => 2015-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8170
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 14
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15550249
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/550249 | Data retransmission method and apparatus | Dec 20, 2015 | Issued |
Array
(
[id] => 11708762
[patent_doc_number] => 20170177261
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-22
[patent_title] => 'METHODS, SYSTEMS, AND COMPUTER READABLE MEDIA FOR AUTOMATICALLY AND SELECTIVELY ENABLING BURST MODE OPERATION IN A STORAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/977559
[patent_app_country] => US
[patent_app_date] => 2015-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3895
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14977559
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/977559 | Methods, systems, and computer readable media for automatically and selectively enabling burst mode operation in a storage device | Dec 20, 2015 | Issued |
Array
(
[id] => 13710699
[patent_doc_number] => 20170366304
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-21
[patent_title] => ENHANCED PERFORMANCE HYBRID-ARQ
[patent_app_type] => utility
[patent_app_number] => 15/533730
[patent_app_country] => US
[patent_app_date] => 2015-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9142
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15533730
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/533730 | Enhanced performance hybrid-ARQ | Dec 3, 2015 | Issued |
Array
(
[id] => 12027970
[patent_doc_number] => 20170318069
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-02
[patent_title] => 'Method for Wirelessly Transmitting Audio Signals on the Basis of the Bluetooth Standard and Wireless Microphone Unit'
[patent_app_type] => utility
[patent_app_number] => 15/523434
[patent_app_country] => US
[patent_app_date] => 2015-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2904
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15523434
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/523434 | Method for wirelessly transmitting audio signals on the basis of the bluetooth standard and wireless microphone unit | Nov 30, 2015 | Issued |
Array
(
[id] => 12034415
[patent_doc_number] => 20170324515
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-09
[patent_title] => 'METHOD FOR VERIFYING THE INTEGRITY OF DATA TRANSMISSION BETWEEN A MAIN UPSTREAM UNIT AND A MAIN DOWNSTREAM UNIT'
[patent_app_type] => utility
[patent_app_number] => 15/529420
[patent_app_country] => US
[patent_app_date] => 2015-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5235
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15529420
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/529420 | Method for verifying the integrity of data transmission between a main upstream unit and a main downstream unit | Nov 25, 2015 | Issued |
Array
(
[id] => 11287437
[patent_doc_number] => 09503303
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-22
[patent_title] => 'Symbol mapping for binary coding'
[patent_app_type] => utility
[patent_app_number] => 14/950866
[patent_app_country] => US
[patent_app_date] => 2015-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5167
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14950866
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/950866 | Symbol mapping for binary coding | Nov 23, 2015 | Issued |