Mang Hang Yeung
Examiner (ID: 1315, Phone: (571)270-7319 , Office: P/2463 )
Most Active Art Unit | 2463 |
Art Unit(s) | 2416, 2463 |
Total Applications | 761 |
Issued Applications | 610 |
Pending Applications | 64 |
Abandoned Applications | 87 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 9723101
[patent_doc_number] => 20140258802
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-11
[patent_title] => 'METHODS AND SYSTEMS FOR ENHANCED DETECTION OF E-NAVIGATION MESSAGES'
[patent_app_type] => utility
[patent_app_number] => 13/786059
[patent_app_country] => US
[patent_app_date] => 2013-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7403
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13786059
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/786059 | Methods and systems for enhanced detection of e-Navigation messages | Mar 4, 2013 | Issued |
Array
(
[id] => 10065740
[patent_doc_number] => 09104588
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-11
[patent_title] => 'Circuits, apparatuses, and methods for address scrambling'
[patent_app_type] => utility
[patent_app_number] => 13/783035
[patent_app_country] => US
[patent_app_date] => 2013-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6596
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13783035
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/783035 | Circuits, apparatuses, and methods for address scrambling | Feb 28, 2013 | Issued |
Array
(
[id] => 9006251
[patent_doc_number] => 20130227376
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-29
[patent_title] => 'PACKET TRANSMISSION/RECEPTION APPARATUS AND METHOD USING FORWARD ERROR CORRECTION SCHEME'
[patent_app_type] => utility
[patent_app_number] => 13/777313
[patent_app_country] => US
[patent_app_date] => 2013-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 10938
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13777313
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/777313 | Packet transmission/reception apparatus and method using forward error correction scheme | Feb 25, 2013 | Issued |
Array
(
[id] => 9276051
[patent_doc_number] => 08639998
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-28
[patent_title] => 'Fractional HARQ re-transmission'
[patent_app_type] => utility
[patent_app_number] => 13/773694
[patent_app_country] => US
[patent_app_date] => 2013-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8523
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13773694
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/773694 | Fractional HARQ re-transmission | Feb 21, 2013 | Issued |
Array
(
[id] => 8843391
[patent_doc_number] => 20130139019
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-30
[patent_title] => 'Unidirectional Error Code Transfer for Both Read and Write Data Transmitted Via Bidirectional Data Link'
[patent_app_type] => utility
[patent_app_number] => 13/752324
[patent_app_country] => US
[patent_app_date] => 2013-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 11884
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13752324
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/752324 | Unidirectional error code transfer for both read and write data transmitted via bidirectional data link | Jan 27, 2013 | Issued |
Array
(
[id] => 8946029
[patent_doc_number] => 08499216
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-30
[patent_title] => 'Semiconductor storage device, method of controlling the same, and error correction system'
[patent_app_type] => utility
[patent_app_number] => 13/743727
[patent_app_country] => US
[patent_app_date] => 2013-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 22
[patent_no_of_words] => 10595
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13743727
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/743727 | Semiconductor storage device, method of controlling the same, and error correction system | Jan 16, 2013 | Issued |
Array
(
[id] => 10446033
[patent_doc_number] => 20150331047
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-19
[patent_title] => 'A METHOD AND APPARATUS FOR SCAN CHAIN DATA MANAGEMENT'
[patent_app_type] => utility
[patent_app_number] => 14/650318
[patent_app_country] => US
[patent_app_date] => 2013-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8031
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14650318
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/650318 | Method and apparatus for scan chain data management | Jan 6, 2013 | Issued |
Array
(
[id] => 8823894
[patent_doc_number] => 20130124939
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-16
[patent_title] => 'METHOD AND DEVICE FOR PADDING OPTIMIZATION OF SEGMENTED TURBO CODES'
[patent_app_type] => utility
[patent_app_number] => 13/729754
[patent_app_country] => US
[patent_app_date] => 2012-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6184
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13729754
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/729754 | Method and device for padding optimization of segmented turbo codes | Dec 27, 2012 | Issued |
Array
(
[id] => 8816580
[patent_doc_number] => 20130117625
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-09
[patent_title] => 'SYSTEM AND METHOD FOR REDUCING MEMORY IN A MULTI-CHANNEL PARALLEL ENCODER SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/728944
[patent_app_country] => US
[patent_app_date] => 2012-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6774
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13728944
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/728944 | System and method for reducing memory in a multi-channel parallel encoder system | Dec 26, 2012 | Issued |
Array
(
[id] => 9242324
[patent_doc_number] => 08607130
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-12-10
[patent_title] => 'Computationally efficient convolutional coding with rate-matching'
[patent_app_type] => utility
[patent_app_number] => 13/687903
[patent_app_country] => US
[patent_app_date] => 2012-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3565
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13687903
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/687903 | Computationally efficient convolutional coding with rate-matching | Nov 27, 2012 | Issued |
Array
(
[id] => 8746737
[patent_doc_number] => 20130086454
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-04
[patent_title] => 'ADJUSTABLE MEMORY ALLOCATION BASED ON ERROR CORRECTION'
[patent_app_type] => utility
[patent_app_number] => 13/686563
[patent_app_country] => US
[patent_app_date] => 2012-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 6614
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13686563
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/686563 | Adjustable memory allocation based on error correction | Nov 26, 2012 | Issued |
Array
(
[id] => 9555725
[patent_doc_number] => 08762798
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-24
[patent_title] => 'Dynamic LDPC code rate solution'
[patent_app_type] => utility
[patent_app_number] => 13/678416
[patent_app_country] => US
[patent_app_date] => 2012-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 6586
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13678416
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/678416 | Dynamic LDPC code rate solution | Nov 14, 2012 | Issued |
Array
(
[id] => 9891651
[patent_doc_number] => 08977926
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-10
[patent_title] => 'Modified targeted symbol flipping for non-binary LDPC codes'
[patent_app_type] => utility
[patent_app_number] => 13/629726
[patent_app_country] => US
[patent_app_date] => 2012-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1791
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13629726
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/629726 | Modified targeted symbol flipping for non-binary LDPC codes | Sep 27, 2012 | Issued |
Array
(
[id] => 9398550
[patent_doc_number] => 20140095956
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-03
[patent_title] => 'ENDURANCE AWARE ERROR-CORRECTING CODE (ECC) PROTECTION FOR NON-VOLATILE MEMORIES'
[patent_app_type] => utility
[patent_app_number] => 13/630541
[patent_app_country] => US
[patent_app_date] => 2012-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10118
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13630541
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/630541 | Endurance aware error-correcting code (ECC) protection for non-volatile memories | Sep 27, 2012 | Issued |
Array
(
[id] => 9341583
[patent_doc_number] => 20140068367
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-06
[patent_title] => 'LDPC Decoder Trapping Set Identification'
[patent_app_type] => utility
[patent_app_number] => 13/602440
[patent_app_country] => US
[patent_app_date] => 2012-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8759
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13602440
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/602440 | LDPC decoder trapping set identification | Sep 3, 2012 | Issued |
Array
(
[id] => 9886048
[patent_doc_number] => 08972834
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-03
[patent_title] => 'System and method for communicating with low density parity check codes'
[patent_app_type] => utility
[patent_app_number] => 13/596846
[patent_app_country] => US
[patent_app_date] => 2012-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 8908
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13596846
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/596846 | System and method for communicating with low density parity check codes | Aug 27, 2012 | Issued |
Array
(
[id] => 9332621
[patent_doc_number] => 20140059403
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-27
[patent_title] => 'PARAMETER ESTIMATION USING PARTIAL ECC DECODING'
[patent_app_type] => utility
[patent_app_number] => 13/595669
[patent_app_country] => US
[patent_app_date] => 2012-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5778
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13595669
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/595669 | Parameter estimation using partial ECC decoding | Aug 26, 2012 | Issued |
Array
(
[id] => 8494799
[patent_doc_number] => 20120294207
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-22
[patent_title] => 'METHOD FOR EFFECTIVELY TRANSMITTING CONTROL SIGNAL IN WIRELESS COMMUNICATION SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/563472
[patent_app_country] => US
[patent_app_date] => 2012-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9608
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13563472
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/563472 | Method for effectively transmitting control signal in wireless communication system | Jul 30, 2012 | Issued |
Array
(
[id] => 8709993
[patent_doc_number] => 20130067282
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-14
[patent_title] => 'FAULT POSITION DETERMINING CIRCUIT, STORAGE DEVICE AND INFORMATION PROCESSING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/562707
[patent_app_country] => US
[patent_app_date] => 2012-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7770
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13562707
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/562707 | Fault position determining circuit, storage device and information processing apparatus | Jul 30, 2012 | Issued |
Array
(
[id] => 9871612
[patent_doc_number] => 08959403
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-17
[patent_title] => 'QPP interleaver/de-interleaver for turbo codes'
[patent_app_type] => utility
[patent_app_number] => 13/561781
[patent_app_country] => US
[patent_app_date] => 2012-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6070
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13561781
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/561781 | QPP interleaver/de-interleaver for turbo codes | Jul 29, 2012 | Issued |