Mang Hang Yeung
Examiner (ID: 1315, Phone: (571)270-7319 , Office: P/2463 )
Most Active Art Unit | 2463 |
Art Unit(s) | 2416, 2463 |
Total Applications | 761 |
Issued Applications | 610 |
Pending Applications | 64 |
Abandoned Applications | 87 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 816620
[patent_doc_number] => 07415660
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-08-19
[patent_title] => 'Error correction code generator'
[patent_app_type] => utility
[patent_app_number] => 10/912155
[patent_app_country] => US
[patent_app_date] => 2004-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3729
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/415/07415660.pdf
[firstpage_image] =>[orig_patent_app_number] => 10912155
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/912155 | Error correction code generator | Aug 5, 2004 | Issued |
Array
(
[id] => 7092020
[patent_doc_number] => 20050010840
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-13
[patent_title] => 'Bit error position estimation in data decoder'
[patent_app_type] => utility
[patent_app_number] => 10/913076
[patent_app_country] => US
[patent_app_date] => 2004-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2291
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0010/20050010840.pdf
[firstpage_image] =>[orig_patent_app_number] => 10913076
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/913076 | Bit error position estimation in data decoder | Aug 5, 2004 | Issued |
Array
(
[id] => 7092056
[patent_doc_number] => 20050010856
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-13
[patent_title] => 'Low density parity check (LDPC) code decoder using min*, min**, max* or max** and their respective inverses'
[patent_app_type] => utility
[patent_app_number] => 10/901528
[patent_app_country] => US
[patent_app_date] => 2004-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 18880
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0010/20050010856.pdf
[firstpage_image] =>[orig_patent_app_number] => 10901528
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/901528 | Low density parity check (LDPC) code decoder using min*, min**, max* or max** and their respective inverses | Jul 28, 2004 | Issued |
Array
(
[id] => 5770884
[patent_doc_number] => 20060020874
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-26
[patent_title] => 'Decoder performance for block product codes'
[patent_app_type] => utility
[patent_app_number] => 10/899337
[patent_app_country] => US
[patent_app_date] => 2004-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 14560
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0020/20060020874.pdf
[firstpage_image] =>[orig_patent_app_number] => 10899337
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/899337 | Decoder performance for block product codes | Jul 25, 2004 | Issued |
Array
(
[id] => 843766
[patent_doc_number] => 07392464
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-06-24
[patent_title] => 'Universal parity encoder'
[patent_app_type] => utility
[patent_app_number] => 10/896726
[patent_app_country] => US
[patent_app_date] => 2004-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 4558
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/392/07392464.pdf
[firstpage_image] =>[orig_patent_app_number] => 10896726
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/896726 | Universal parity encoder | Jul 21, 2004 | Issued |
Array
(
[id] => 355675
[patent_doc_number] => 07493550
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-02-17
[patent_title] => 'Device and method for detecting and correcting errors in a data stream'
[patent_app_type] => utility
[patent_app_number] => 10/895157
[patent_app_country] => US
[patent_app_date] => 2004-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5909
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/493/07493550.pdf
[firstpage_image] =>[orig_patent_app_number] => 10895157
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/895157 | Device and method for detecting and correcting errors in a data stream | Jul 18, 2004 | Issued |
Array
(
[id] => 7052530
[patent_doc_number] => 20050188249
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-25
[patent_title] => 'Error correction within a cache memory'
[patent_app_type] => utility
[patent_app_number] => 10/880618
[patent_app_country] => US
[patent_app_date] => 2004-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2482
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0188/20050188249.pdf
[firstpage_image] =>[orig_patent_app_number] => 10880618
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/880618 | Error correction within a cache memory | Jun 30, 2004 | Issued |
Array
(
[id] => 5896529
[patent_doc_number] => 20060005068
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-05
[patent_title] => 'Error correction extending over multiple sectors of data storage'
[patent_app_type] => utility
[patent_app_number] => 10/880794
[patent_app_country] => US
[patent_app_date] => 2004-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3753
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0005/20060005068.pdf
[firstpage_image] =>[orig_patent_app_number] => 10880794
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/880794 | Error correction extending over multiple sectors of data storage | Jun 29, 2004 | Issued |
Array
(
[id] => 384863
[patent_doc_number] => 07308618
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-12-11
[patent_title] => 'Interleaver and device for decoding digital signals comprising such an interleaver'
[patent_app_type] => utility
[patent_app_number] => 10/880334
[patent_app_country] => US
[patent_app_date] => 2004-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3400
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/308/07308618.pdf
[firstpage_image] =>[orig_patent_app_number] => 10880334
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/880334 | Interleaver and device for decoding digital signals comprising such an interleaver | Jun 28, 2004 | Issued |
Array
(
[id] => 379143
[patent_doc_number] => 07313749
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-12-25
[patent_title] => 'System and method for applying error correction code (ECC) erasure mode and clearing recorded information from a page deallocation table'
[patent_app_type] => utility
[patent_app_number] => 10/879643
[patent_app_country] => US
[patent_app_date] => 2004-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 5322
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/313/07313749.pdf
[firstpage_image] =>[orig_patent_app_number] => 10879643
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/879643 | System and method for applying error correction code (ECC) erasure mode and clearing recorded information from a page deallocation table | Jun 28, 2004 | Issued |
Array
(
[id] => 6979721
[patent_doc_number] => 20050289439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-29
[patent_title] => 'System and method for controlling application of an error correction code (ECC) algorithm in a memory subsystem'
[patent_app_type] => utility
[patent_app_number] => 10/879255
[patent_app_country] => US
[patent_app_date] => 2004-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4931
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0289/20050289439.pdf
[firstpage_image] =>[orig_patent_app_number] => 10879255
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/879255 | System and method for controlling application of an error correction code (ECC) algorithm in a memory subsystem | Jun 28, 2004 | Issued |
Array
(
[id] => 7030871
[patent_doc_number] => 20050022096
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-27
[patent_title] => 'Error correction encoding apparatus and method and error correction decoding apparatus and method'
[patent_app_type] => utility
[patent_app_number] => 10/869054
[patent_app_country] => US
[patent_app_date] => 2004-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3324
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20050022096.pdf
[firstpage_image] =>[orig_patent_app_number] => 10869054
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/869054 | Error correction encoding apparatus and method and error correction decoding apparatus and method | Jun 16, 2004 | Issued |
Array
(
[id] => 6932675
[patent_doc_number] => 20050283702
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-22
[patent_title] => 'Soft-decision decoding using selective bit flipping'
[patent_app_type] => utility
[patent_app_number] => 10/869447
[patent_app_country] => US
[patent_app_date] => 2004-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6188
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0283/20050283702.pdf
[firstpage_image] =>[orig_patent_app_number] => 10869447
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/869447 | Soft-decision decoding using selective bit flipping | Jun 15, 2004 | Issued |
Array
(
[id] => 7385518
[patent_doc_number] => 20040221221
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-04
[patent_title] => 'CRC operation unit and CRC operation method'
[patent_app_type] => new
[patent_app_number] => 10/861461
[patent_app_country] => US
[patent_app_date] => 2004-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5536
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0221/20040221221.pdf
[firstpage_image] =>[orig_patent_app_number] => 10861461
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/861461 | CRC operation unit and CRC operation method | Jun 6, 2004 | Abandoned |
Array
(
[id] => 375018
[patent_doc_number] => 07475326
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-01-06
[patent_title] => 'Error detection and correction method and system for memory devices'
[patent_app_type] => utility
[patent_app_number] => 10/861667
[patent_app_country] => US
[patent_app_date] => 2004-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3141
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/475/07475326.pdf
[firstpage_image] =>[orig_patent_app_number] => 10861667
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/861667 | Error detection and correction method and system for memory devices | Jun 3, 2004 | Issued |
Array
(
[id] => 7359461
[patent_doc_number] => 20040250195
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-09
[patent_title] => 'Audio decoder and audio decoding method'
[patent_app_type] => new
[patent_app_number] => 10/860160
[patent_app_country] => US
[patent_app_date] => 2004-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6543
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0250/20040250195.pdf
[firstpage_image] =>[orig_patent_app_number] => 10860160
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/860160 | Audio decoder and audio decoding method | Jun 3, 2004 | Issued |
Array
(
[id] => 7255864
[patent_doc_number] => 20050273690
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-08
[patent_title] => 'System and method for detecting codeword errors in error correction code or cyclic redundancy check code'
[patent_app_type] => utility
[patent_app_number] => 10/859570
[patent_app_country] => US
[patent_app_date] => 2004-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2696
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0273/20050273690.pdf
[firstpage_image] =>[orig_patent_app_number] => 10859570
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/859570 | System and method for detecting codeword errors in error correction code or cyclic redundancy check code | Jun 2, 2004 | Issued |
Array
(
[id] => 469644
[patent_doc_number] => 07240272
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-07-03
[patent_title] => 'Method and system for correcting errors in a memory device'
[patent_app_type] => utility
[patent_app_number] => 10/839691
[patent_app_country] => US
[patent_app_date] => 2004-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8070
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/240/07240272.pdf
[firstpage_image] =>[orig_patent_app_number] => 10839691
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/839691 | Method and system for correcting errors in a memory device | May 4, 2004 | Issued |
Array
(
[id] => 7047126
[patent_doc_number] => 20050251721
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-10
[patent_title] => 'Incremental redundancy operation in a wireless communication network'
[patent_app_type] => utility
[patent_app_number] => 10/837753
[patent_app_country] => US
[patent_app_date] => 2004-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6698
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0251/20050251721.pdf
[firstpage_image] =>[orig_patent_app_number] => 10837753
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/837753 | Incremental redundancy operation in a wireless communication network | May 3, 2004 | Issued |
Array
(
[id] => 7044701
[patent_doc_number] => 20050249296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-10
[patent_title] => 'Incremental redundancy operation in a wireless communication network'
[patent_app_type] => utility
[patent_app_number] => 10/837754
[patent_app_country] => US
[patent_app_date] => 2004-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5426
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0249/20050249296.pdf
[firstpage_image] =>[orig_patent_app_number] => 10837754
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/837754 | Incremental redundancy operation in a wireless communication network | May 3, 2004 | Abandoned |