Mang Hang Yeung
Examiner (ID: 1315, Phone: (571)270-7319 , Office: P/2463 )
Most Active Art Unit | 2463 |
Art Unit(s) | 2416, 2463 |
Total Applications | 761 |
Issued Applications | 610 |
Pending Applications | 64 |
Abandoned Applications | 87 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 619876
[patent_doc_number] => 07146558
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-12-05
[patent_title] => 'Time code transmission method and time code transmission apparatus'
[patent_app_type] => utility
[patent_app_number] => 10/469528
[patent_app_country] => US
[patent_app_date] => 2002-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 3847
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/146/07146558.pdf
[firstpage_image] =>[orig_patent_app_number] => 10469528
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/469528 | Time code transmission method and time code transmission apparatus | Nov 4, 2002 | Issued |
Array
(
[id] => 645714
[patent_doc_number] => 07124348
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-17
[patent_title] => 'Data storage method with error correction'
[patent_app_type] => utility
[patent_app_number] => 10/494080
[patent_app_country] => US
[patent_app_date] => 2002-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 7512
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/124/07124348.pdf
[firstpage_image] =>[orig_patent_app_number] => 10494080
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/494080 | Data storage method with error correction | Oct 30, 2002 | Issued |
Array
(
[id] => 6802468
[patent_doc_number] => 20030097633
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-22
[patent_title] => 'High speed turbo codes decoder for 3G using pipelined SISO Log-Map decoders architecture'
[patent_app_type] => new
[patent_app_number] => 10/065408
[patent_app_country] => US
[patent_app_date] => 2002-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 4752
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0097/20030097633.pdf
[firstpage_image] =>[orig_patent_app_number] => 10065408
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/065408 | High speed turbo codes decoder for 3G using pipelined SISO Log-Map decoders architecture | Oct 14, 2002 | Abandoned |
Array
(
[id] => 7282390
[patent_doc_number] => 20040064767
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-01
[patent_title] => 'Method of self-repairing dynamic random access memory'
[patent_app_type] => new
[patent_app_number] => 10/256463
[patent_app_country] => US
[patent_app_date] => 2002-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5051
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20040064767.pdf
[firstpage_image] =>[orig_patent_app_number] => 10256463
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/256463 | Method of self-repairing dynamic random access memory | Sep 26, 2002 | Issued |
Array
(
[id] => 7282388
[patent_doc_number] => 20040064765
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-01
[patent_title] => 'Deskewed differential detector employing analog-to-digital converter'
[patent_app_type] => new
[patent_app_number] => 10/256586
[patent_app_country] => US
[patent_app_date] => 2002-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3328
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20040064765.pdf
[firstpage_image] =>[orig_patent_app_number] => 10256586
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/256586 | Deskewed differential detector employing analog-to-digital converter | Sep 26, 2002 | Issued |
Array
(
[id] => 960123
[patent_doc_number] => 06954890
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-10-11
[patent_title] => 'System and method for increasing capacity in a noisy communication environment'
[patent_app_type] => utility
[patent_app_number] => 10/256555
[patent_app_country] => US
[patent_app_date] => 2002-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3825
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/954/06954890.pdf
[firstpage_image] =>[orig_patent_app_number] => 10256555
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/256555 | System and method for increasing capacity in a noisy communication environment | Sep 25, 2002 | Issued |
Array
(
[id] => 765535
[patent_doc_number] => 07017097
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-03-21
[patent_title] => 'Simultaneously driving a hardware device and a software model during a test'
[patent_app_type] => utility
[patent_app_number] => 10/253960
[patent_app_country] => US
[patent_app_date] => 2002-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3108
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/017/07017097.pdf
[firstpage_image] =>[orig_patent_app_number] => 10253960
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/253960 | Simultaneously driving a hardware device and a software model during a test | Sep 23, 2002 | Issued |
Array
(
[id] => 7271472
[patent_doc_number] => 20040059990
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-25
[patent_title] => 'Decoder architecture for Reed Solomon codes'
[patent_app_type] => new
[patent_app_number] => 10/251776
[patent_app_country] => US
[patent_app_date] => 2002-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5800
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0059/20040059990.pdf
[firstpage_image] =>[orig_patent_app_number] => 10251776
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/251776 | Decoder architecture for reed solomon codes | Sep 22, 2002 | Issued |
Array
(
[id] => 6698241
[patent_doc_number] => 20030110435
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-06-12
[patent_title] => 'Adaptive multi-mode harq system and method'
[patent_app_type] => new
[patent_app_number] => 10/247286
[patent_app_country] => US
[patent_app_date] => 2002-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7824
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0110/20030110435.pdf
[firstpage_image] =>[orig_patent_app_number] => 10247286
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/247286 | Adaptive multi-mode HARQ system and method | Sep 19, 2002 | Issued |
Array
(
[id] => 745272
[patent_doc_number] => 07036070
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-04-25
[patent_title] => 'Error monitoring system and method'
[patent_app_type] => utility
[patent_app_number] => 10/246952
[patent_app_country] => US
[patent_app_date] => 2002-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2532
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/036/07036070.pdf
[firstpage_image] =>[orig_patent_app_number] => 10246952
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/246952 | Error monitoring system and method | Sep 18, 2002 | Issued |
Array
(
[id] => 7102879
[patent_doc_number] => 20050105605
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-05-19
[patent_title] => 'Apparatus and method for flexible data rate matching'
[patent_app_type] => utility
[patent_app_number] => 10/500538
[patent_app_country] => US
[patent_app_date] => 2002-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 23829
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0105/20050105605.pdf
[firstpage_image] =>[orig_patent_app_number] => 10500538
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/500538 | Apparatus and method for flexible data rate matching | Sep 17, 2002 | Issued |
Array
(
[id] => 933529
[patent_doc_number] => 06981201
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-12-27
[patent_title] => 'Process for decoding signals and system and computer program product therefore'
[patent_app_type] => utility
[patent_app_number] => 10/246794
[patent_app_country] => US
[patent_app_date] => 2002-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3334
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/981/06981201.pdf
[firstpage_image] =>[orig_patent_app_number] => 10246794
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/246794 | Process for decoding signals and system and computer program product therefore | Sep 17, 2002 | Issued |
Array
(
[id] => 7608024
[patent_doc_number] => 07000176
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-14
[patent_title] => 'Scalable modular architecture for parity calculation'
[patent_app_type] => utility
[patent_app_number] => 10/246378
[patent_app_country] => US
[patent_app_date] => 2002-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 5303
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/000/07000176.pdf
[firstpage_image] =>[orig_patent_app_number] => 10246378
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/246378 | Scalable modular architecture for parity calculation | Sep 16, 2002 | Issued |
Array
(
[id] => 1049736
[patent_doc_number] => 06865712
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-08
[patent_title] => 'Optimized turbo decoder'
[patent_app_type] => utility
[patent_app_number] => 10/244790
[patent_app_country] => US
[patent_app_date] => 2002-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 9285
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/865/06865712.pdf
[firstpage_image] =>[orig_patent_app_number] => 10244790
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/244790 | Optimized turbo decoder | Sep 15, 2002 | Issued |
Array
(
[id] => 1353959
[patent_doc_number] => 06594789
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-07-15
[patent_title] => 'Input data capture boundary cell connected to target circuit output'
[patent_app_type] => B2
[patent_app_number] => 10/225662
[patent_app_country] => US
[patent_app_date] => 2002-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 34
[patent_no_of_words] => 13241
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/594/06594789.pdf
[firstpage_image] =>[orig_patent_app_number] => 10225662
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/225662 | Input data capture boundary cell connected to target circuit output | Aug 21, 2002 | Issued |
Array
(
[id] => 950207
[patent_doc_number] => 06964007
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-08
[patent_title] => 'Asymmetric error correction apparatus and method, and clock recovering apparatus for optical reading system employing the same'
[patent_app_type] => utility
[patent_app_number] => 10/215201
[patent_app_country] => US
[patent_app_date] => 2002-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 5906
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/964/06964007.pdf
[firstpage_image] =>[orig_patent_app_number] => 10215201
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/215201 | Asymmetric error correction apparatus and method, and clock recovering apparatus for optical reading system employing the same | Aug 8, 2002 | Issued |
Array
(
[id] => 745275
[patent_doc_number] => 07036071
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-04-25
[patent_title] => 'Practical coding and metric calculation for the lattice interfered channel'
[patent_app_type] => utility
[patent_app_number] => 10/214630
[patent_app_country] => US
[patent_app_date] => 2002-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 4963
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/036/07036071.pdf
[firstpage_image] =>[orig_patent_app_number] => 10214630
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/214630 | Practical coding and metric calculation for the lattice interfered channel | Aug 6, 2002 | Issued |
Array
(
[id] => 7413436
[patent_doc_number] => 20040025107
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-05
[patent_title] => 'System and method for determining branch metrics using a polar indexed branch metric look-up table'
[patent_app_type] => new
[patent_app_number] => 10/211555
[patent_app_country] => US
[patent_app_date] => 2002-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5302
[patent_no_of_claims] => 50
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0025/20040025107.pdf
[firstpage_image] =>[orig_patent_app_number] => 10211555
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/211555 | System and method for determining branch metrics using a polar indexed branch metric look-up table | Aug 4, 2002 | Issued |
Array
(
[id] => 7437462
[patent_doc_number] => 20040230885
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-18
[patent_title] => 'Cyclic redundancy check with efficient re-computation of error detection code'
[patent_app_type] => new
[patent_app_number] => 10/211617
[patent_app_country] => US
[patent_app_date] => 2002-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3094
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0230/20040230885.pdf
[firstpage_image] =>[orig_patent_app_number] => 10211617
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/211617 | Cyclic redundancy check with efficient re-computation of error detection code | Aug 1, 2002 | Issued |
Array
(
[id] => 6717495
[patent_doc_number] => 20030028843
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-06
[patent_title] => ' Memory configuration scheme enabling parallel decoding of turbo codes'
[patent_app_type] => new
[patent_app_number] => 10/211479
[patent_app_country] => US
[patent_app_date] => 2002-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5956
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0028/20030028843.pdf
[firstpage_image] =>[orig_patent_app_number] => 10211479
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/211479 | Memory configuration scheme enabling parallel decoding of turbo codes | Aug 1, 2002 | Issued |