Mang Hang Yeung
Examiner (ID: 1315, Phone: (571)270-7319 , Office: P/2463 )
Most Active Art Unit | 2463 |
Art Unit(s) | 2416, 2463 |
Total Applications | 761 |
Issued Applications | 610 |
Pending Applications | 64 |
Abandoned Applications | 87 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 17653371
[patent_doc_number] => 11356119
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-07
[patent_title] => Noncoherent wireless communication using modified Reed Muller codes
[patent_app_type] => utility
[patent_app_number] => 17/247211
[patent_app_country] => US
[patent_app_date] => 2020-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 13835
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17247211
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/247211 | Noncoherent wireless communication using modified Reed Muller codes | Dec 2, 2020 | Issued |
Array
(
[id] => 18082007
[patent_doc_number] => 20220407619
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-22
[patent_title] => USER STATION FOR A SERIAL BUS SYSTEM, AND METHOD FOR COMMUNICATING IN A SERIAL BUS SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/777369
[patent_app_country] => US
[patent_app_date] => 2020-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11234
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17777369
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/777369 | User station for a serial bus system, and method for communicating in a serial bus system | Nov 30, 2020 | Issued |
Array
(
[id] => 16722240
[patent_doc_number] => 20210089387
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => OBJECT FORMAT RESILIENT TO REMOTE OBJECT STORE ERRORS
[patent_app_type] => utility
[patent_app_number] => 17/100905
[patent_app_country] => US
[patent_app_date] => 2020-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9280
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17100905
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/100905 | Object format resilient to remote object store errors | Nov 21, 2020 | Issued |
Array
(
[id] => 16810600
[patent_doc_number] => 20210133155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-06
[patent_title] => SHARED BLOCKCHAIN DATA STORAGE BASED ON ERROR CORRECTION CODE
[patent_app_type] => utility
[patent_app_number] => 17/087370
[patent_app_country] => US
[patent_app_date] => 2020-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11327
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17087370
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/087370 | Shared blockchain data storage based on error correction code | Nov 1, 2020 | Issued |
Array
(
[id] => 17744380
[patent_doc_number] => 11392448
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-19
[patent_title] => Payload parity protection for a synchronous interface
[patent_app_type] => utility
[patent_app_number] => 17/074819
[patent_app_country] => US
[patent_app_date] => 2020-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 17086
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17074819
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/074819 | Payload parity protection for a synchronous interface | Oct 19, 2020 | Issued |
Array
(
[id] => 17552517
[patent_doc_number] => 20220123860
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-21
[patent_title] => PHYSICAL LAYER LOW-LATENCY FORWARD ERROR CORRECTION
[patent_app_type] => utility
[patent_app_number] => 17/071843
[patent_app_country] => US
[patent_app_date] => 2020-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6795
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17071843
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/071843 | Physical layer low-latency forward error correction | Oct 14, 2020 | Issued |
Array
(
[id] => 17999478
[patent_doc_number] => 11500585
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-15
[patent_title] => Server and method for storing archival data
[patent_app_type] => utility
[patent_app_number] => 17/065104
[patent_app_country] => US
[patent_app_date] => 2020-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7382
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17065104
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/065104 | Server and method for storing archival data | Oct 6, 2020 | Issued |
Array
(
[id] => 17731443
[patent_doc_number] => 11387847
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-12
[patent_title] => Apparatus for time interleaving and method using the same
[patent_app_type] => utility
[patent_app_number] => 17/060748
[patent_app_country] => US
[patent_app_date] => 2020-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 46
[patent_figures_cnt] => 52
[patent_no_of_words] => 37247
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17060748
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/060748 | Apparatus for time interleaving and method using the same | Sep 30, 2020 | Issued |
Array
(
[id] => 17510082
[patent_doc_number] => 20220103186
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => Weights Safety Mechanism In An Artificial Neural Network Processor
[patent_app_type] => utility
[patent_app_number] => 17/035892
[patent_app_country] => US
[patent_app_date] => 2020-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 45059
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17035892
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/035892 | Weights safety mechanism in an artificial neural network processor | Sep 28, 2020 | Issued |
Array
(
[id] => 17607899
[patent_doc_number] => 11336394
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-17
[patent_title] => Receiver device, receiver system, and operation method
[patent_app_type] => utility
[patent_app_number] => 17/035982
[patent_app_country] => US
[patent_app_date] => 2020-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3282
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17035982
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/035982 | Receiver device, receiver system, and operation method | Sep 28, 2020 | Issued |
Array
(
[id] => 16543371
[patent_doc_number] => 20200409786
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => APPARATUSES AND METHODS FOR ERROR CORRECTION CODING AND DATA BUS INVERSION FOR SEMICONDUCTOR MEMORIES
[patent_app_type] => utility
[patent_app_number] => 17/017254
[patent_app_country] => US
[patent_app_date] => 2020-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10459
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17017254
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/017254 | Apparatuses and methods for error correction coding and data bus inversion for semiconductor memories | Sep 9, 2020 | Issued |
Array
(
[id] => 17353667
[patent_doc_number] => 11228320
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-18
[patent_title] => Information processing device, information processing method, and computer readable medium
[patent_app_type] => utility
[patent_app_number] => 17/010341
[patent_app_country] => US
[patent_app_date] => 2020-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 10443
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17010341
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/010341 | Information processing device, information processing method, and computer readable medium | Sep 1, 2020 | Issued |
Array
(
[id] => 17574857
[patent_doc_number] => 11323136
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-03
[patent_title] => Method and apparatus for processing a received sequence of data packets by removing unsuitable error correction packets from the sequence
[patent_app_type] => utility
[patent_app_number] => 16/999540
[patent_app_country] => US
[patent_app_date] => 2020-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7234
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16999540
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/999540 | Method and apparatus for processing a received sequence of data packets by removing unsuitable error correction packets from the sequence | Aug 20, 2020 | Issued |
Array
(
[id] => 17403699
[patent_doc_number] => 20220045790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-10
[patent_title] => SYSTEMS AND METHODS OF LOW LATENCY DATA COMMUNICATION FOR PHYSICAL LINK LAYER RELIABILITY
[patent_app_type] => utility
[patent_app_number] => 16/988043
[patent_app_country] => US
[patent_app_date] => 2020-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17778
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -34
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16988043
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/988043 | Systems and methods of low latency data communication for physical link layer reliability | Aug 6, 2020 | Issued |
Array
(
[id] => 16618152
[patent_doc_number] => 20210036805
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-04
[patent_title] => METHOD AND APPARATUS FOR TRANSMITTING AND RECEIVING SIGNAL USING POLAR CODE IN COMMUNICATION SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/945324
[patent_app_country] => US
[patent_app_date] => 2020-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14649
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16945324
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/945324 | Method and apparatus for transmitting and receiving signal using polar code in communication system | Jul 30, 2020 | Issued |
Array
(
[id] => 17572900
[patent_doc_number] => 11321169
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-03
[patent_title] => End-to-end datapath protection
[patent_app_type] => utility
[patent_app_number] => 16/945358
[patent_app_country] => US
[patent_app_date] => 2020-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 7231
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16945358
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/945358 | End-to-end datapath protection | Jul 30, 2020 | Issued |
Array
(
[id] => 17438776
[patent_doc_number] => 11264116
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-01
[patent_title] => Memory sub-system with background scan and histogram statistics
[patent_app_type] => utility
[patent_app_number] => 16/945352
[patent_app_country] => US
[patent_app_date] => 2020-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 14518
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16945352
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/945352 | Memory sub-system with background scan and histogram statistics | Jul 30, 2020 | Issued |
Array
(
[id] => 17238366
[patent_doc_number] => 11182246
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-11-23
[patent_title] => Continuous error coding
[patent_app_type] => utility
[patent_app_number] => 16/940751
[patent_app_country] => US
[patent_app_date] => 2020-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7663
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16940751
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/940751 | Continuous error coding | Jul 27, 2020 | Issued |
Array
(
[id] => 16577260
[patent_doc_number] => 20210011661
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-14
[patent_title] => SYSTEM AND METHOD OF INTERFACING CO-PROCESSORS AND INPUT/OUTPUT DEVICES VIA A MAIN MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/937713
[patent_app_country] => US
[patent_app_date] => 2020-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12024
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16937713
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/937713 | System and method of interfacing co-processors and input/output devices via a main memory system | Jul 23, 2020 | Issued |
Array
(
[id] => 17346854
[patent_doc_number] => 20220013185
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-13
[patent_title] => RELIABILITY HEALTH PREDICTION BY HIGH-STRESS SEASONING OF MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/925222
[patent_app_country] => US
[patent_app_date] => 2020-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7688
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16925222
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/925222 | Reliability health prediction by high-stress seasoning of memory devices | Jul 8, 2020 | Issued |