Mang Hang Yeung
Examiner (ID: 1315, Phone: (571)270-7319 , Office: P/2463 )
Most Active Art Unit | 2463 |
Art Unit(s) | 2416, 2463 |
Total Applications | 761 |
Issued Applications | 610 |
Pending Applications | 64 |
Abandoned Applications | 87 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 1567701
[patent_doc_number] => 06438723
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-20
[patent_title] => 'Method and arrangement for the reliable transmission of packet data'
[patent_app_type] => B1
[patent_app_number] => 09/500362
[patent_app_country] => US
[patent_app_date] => 2000-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 7116
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/438/06438723.pdf
[firstpage_image] =>[orig_patent_app_number] => 09500362
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/500362 | Method and arrangement for the reliable transmission of packet data | Feb 7, 2000 | Issued |
Array
(
[id] => 1417500
[patent_doc_number] => 06532564
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-03-11
[patent_title] => 'Encoder for multiplexing blocks of error protected bits with blocks of unprotected bits'
[patent_app_type] => B1
[patent_app_number] => 09/499218
[patent_app_country] => US
[patent_app_date] => 2000-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 2086
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/532/06532564.pdf
[firstpage_image] =>[orig_patent_app_number] => 09499218
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/499218 | Encoder for multiplexing blocks of error protected bits with blocks of unprotected bits | Feb 6, 2000 | Issued |
Array
(
[id] => 7645842
[patent_doc_number] => 06477681
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-05
[patent_title] => 'Methods for decoding data in digital communication systems'
[patent_app_type] => B1
[patent_app_number] => 09/498852
[patent_app_country] => US
[patent_app_date] => 2000-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 7333
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/477/06477681.pdf
[firstpage_image] =>[orig_patent_app_number] => 09498852
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/498852 | Methods for decoding data in digital communication systems | Feb 6, 2000 | Issued |
Array
(
[id] => 7645844
[patent_doc_number] => 06477679
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-05
[patent_title] => 'Methods for decoding data in digital communication systems'
[patent_app_type] => B1
[patent_app_number] => 09/499402
[patent_app_country] => US
[patent_app_date] => 2000-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 7339
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/477/06477679.pdf
[firstpage_image] =>[orig_patent_app_number] => 09499402
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/499402 | Methods for decoding data in digital communication systems | Feb 6, 2000 | Issued |
Array
(
[id] => 1596102
[patent_doc_number] => 06484285
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-19
[patent_title] => 'Tailbiting decoder and method'
[patent_app_type] => B1
[patent_app_number] => 09/499600
[patent_app_country] => US
[patent_app_date] => 2000-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 13230
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/484/06484285.pdf
[firstpage_image] =>[orig_patent_app_number] => 09499600
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/499600 | Tailbiting decoder and method | Feb 6, 2000 | Issued |
Array
(
[id] => 1401984
[patent_doc_number] => 06564343
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-05-13
[patent_title] => 'Bit interleave circuit and bit deinterleave circuit'
[patent_app_type] => B1
[patent_app_number] => 09/476446
[patent_app_country] => US
[patent_app_date] => 1999-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 25
[patent_no_of_words] => 12473
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/564/06564343.pdf
[firstpage_image] =>[orig_patent_app_number] => 09476446
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/476446 | Bit interleave circuit and bit deinterleave circuit | Dec 29, 1999 | Issued |
Array
(
[id] => 1429653
[patent_doc_number] => 06530048
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-03-04
[patent_title] => 'I2C test single chip'
[patent_app_type] => B1
[patent_app_number] => 09/476229
[patent_app_country] => US
[patent_app_date] => 1999-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2250
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/530/06530048.pdf
[firstpage_image] =>[orig_patent_app_number] => 09476229
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/476229 | I2C test single chip | Dec 29, 1999 | Issued |
Array
(
[id] => 1430645
[patent_doc_number] => 06526534
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-02-25
[patent_title] => 'Communication element and communication apparatus using the same'
[patent_app_type] => B1
[patent_app_number] => 09/475270
[patent_app_country] => US
[patent_app_date] => 1999-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3679
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/526/06526534.pdf
[firstpage_image] =>[orig_patent_app_number] => 09475270
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/475270 | Communication element and communication apparatus using the same | Dec 29, 1999 | Issued |
Array
(
[id] => 1573865
[patent_doc_number] => 06499120
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-24
[patent_title] => 'Usage of redundancy data for displaying failure bit maps for semiconductor devices'
[patent_app_type] => B1
[patent_app_number] => 09/476450
[patent_app_country] => US
[patent_app_date] => 1999-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2534
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/499/06499120.pdf
[firstpage_image] =>[orig_patent_app_number] => 09476450
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/476450 | Usage of redundancy data for displaying failure bit maps for semiconductor devices | Dec 29, 1999 | Issued |
Array
(
[id] => 7645849
[patent_doc_number] => 06477674
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-05
[patent_title] => 'Method and apparatus for conducting input/output loop back tests using a local pattern generator and delay elements'
[patent_app_type] => B1
[patent_app_number] => 09/474874
[patent_app_country] => US
[patent_app_date] => 1999-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4469
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 5
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/477/06477674.pdf
[firstpage_image] =>[orig_patent_app_number] => 09474874
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/474874 | Method and apparatus for conducting input/output loop back tests using a local pattern generator and delay elements | Dec 28, 1999 | Issued |
Array
(
[id] => 1444196
[patent_doc_number] => 06496951
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-17
[patent_title] => 'Method for testing signal integrity in a data storage system'
[patent_app_type] => B1
[patent_app_number] => 09/474633
[patent_app_country] => US
[patent_app_date] => 1999-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 25
[patent_no_of_words] => 10420
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/496/06496951.pdf
[firstpage_image] =>[orig_patent_app_number] => 09474633
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/474633 | Method for testing signal integrity in a data storage system | Dec 28, 1999 | Issued |
Array
(
[id] => 1382536
[patent_doc_number] => 06574763
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-06-03
[patent_title] => 'Method and apparatus for semiconductor integrated circuit testing and burn-in'
[patent_app_type] => B1
[patent_app_number] => 09/473886
[patent_app_country] => US
[patent_app_date] => 1999-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4258
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/574/06574763.pdf
[firstpage_image] =>[orig_patent_app_number] => 09473886
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/473886 | Method and apparatus for semiconductor integrated circuit testing and burn-in | Dec 27, 1999 | Issued |
Array
(
[id] => 1587614
[patent_doc_number] => 06425104
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-23
[patent_title] => 'Method and system for test pattern generation and a computer readable medium instructing the system to perform the method'
[patent_app_type] => B1
[patent_app_number] => 09/472938
[patent_app_country] => US
[patent_app_date] => 1999-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 12437
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/425/06425104.pdf
[firstpage_image] =>[orig_patent_app_number] => 09472938
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/472938 | Method and system for test pattern generation and a computer readable medium instructing the system to perform the method | Dec 27, 1999 | Issued |
Array
(
[id] => 1540702
[patent_doc_number] => 06490702
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-03
[patent_title] => 'Scan structure for improving transition fault coverage and scan diagnostics'
[patent_app_type] => B1
[patent_app_number] => 09/473810
[patent_app_country] => US
[patent_app_date] => 1999-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 27
[patent_no_of_words] => 8187
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/490/06490702.pdf
[firstpage_image] =>[orig_patent_app_number] => 09473810
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/473810 | Scan structure for improving transition fault coverage and scan diagnostics | Dec 27, 1999 | Issued |
Array
(
[id] => 1460196
[patent_doc_number] => 06463556
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-08
[patent_title] => 'Method and apparatus for interleaving in a communication system'
[patent_app_type] => B1
[patent_app_number] => 09/473750
[patent_app_country] => US
[patent_app_date] => 1999-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1255
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/463/06463556.pdf
[firstpage_image] =>[orig_patent_app_number] => 09473750
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/473750 | Method and apparatus for interleaving in a communication system | Dec 27, 1999 | Issued |
Array
(
[id] => 1485195
[patent_doc_number] => 06453436
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-17
[patent_title] => 'Method and apparatus for improving transition fault testability of semiconductor chips'
[patent_app_type] => B1
[patent_app_number] => 09/473811
[patent_app_country] => US
[patent_app_date] => 1999-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 26
[patent_no_of_words] => 8169
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/453/06453436.pdf
[firstpage_image] =>[orig_patent_app_number] => 09473811
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/473811 | Method and apparatus for improving transition fault testability of semiconductor chips | Dec 27, 1999 | Issued |
Array
(
[id] => 4374840
[patent_doc_number] => 06292922
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-18
[patent_title] => 'Source controlled channel decoding using an intra-frame'
[patent_app_type] => 1
[patent_app_number] => 9/460345
[patent_app_country] => US
[patent_app_date] => 1999-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3932
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/292/06292922.pdf
[firstpage_image] =>[orig_patent_app_number] => 460345
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/460345 | Source controlled channel decoding using an intra-frame | Dec 12, 1999 | Issued |
Array
(
[id] => 1046412
[patent_doc_number] => 06868520
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-03-15
[patent_title] => 'Method and apparatus for providing high quality transmissions in a telecommunications system'
[patent_app_type] => utility
[patent_app_number] => 09/831421
[patent_app_country] => US
[patent_app_date] => 1999-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6013
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 19
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/868/06868520.pdf
[firstpage_image] =>[orig_patent_app_number] => 09831421
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/831421 | Method and apparatus for providing high quality transmissions in a telecommunications system | Oct 28, 1999 | Issued |
09/399511 | FORWARD-ERROR-CORRECTION INTERLEAVING | Sep 19, 1999 | Abandoned |
Array
(
[id] => 4422712
[patent_doc_number] => 06233708
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-15
[patent_title] => 'Method and device for frame error detection'
[patent_app_type] => 1
[patent_app_number] => 9/384703
[patent_app_country] => US
[patent_app_date] => 1999-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4766
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/233/06233708.pdf
[firstpage_image] =>[orig_patent_app_number] => 384703
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/384703 | Method and device for frame error detection | Aug 26, 1999 | Issued |