Mang Hang Yeung

Array ( [id] => 4274237 [patent_doc_number] => 06209112 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-27 [patent_title] => 'Apparatus and method for reducing power consumption of an error-correcting decoder' [patent_app_type] => 1 [patent_app_number] => 9/126555 [patent_app_country] => US [patent_app_date] => 1998-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3749 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/209/06209112.pdf [firstpage_image] =>[orig_patent_app_number] => 126555 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4392683 [patent_doc_number] => 06289486 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-11 [patent_title] => 'Adaptive channel encoding method and device' [patent_app_type] => 1 [patent_app_number] => 9/126250 [patent_app_country] => US [patent_app_date] => 1998-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 6351 [patent_no_of_claims] => 82 [patent_no_of_ind_claims] => 20 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/289/06289486.pdf [firstpage_image] =>[orig_patent_app_number] => 126250 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4389079 [patent_doc_number] => 06275959 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-14 [patent_title] => 'Adaptive threshold control circuit and method within high speed receivers' [patent_app_type] => 1 [patent_app_number] => 9/119242 [patent_app_country] => US [patent_app_date] => 1998-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5659 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/275/06275959.pdf [firstpage_image] =>[orig_patent_app_number] => 119242 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4291108 [patent_doc_number] => 06308297 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-23 [patent_title] => 'Method and apparatus for verifying memory addresses' [patent_app_type] => 1 [patent_app_number] => 9/118462 [patent_app_country] => US [patent_app_date] => 1998-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 4834 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/308/06308297.pdf [firstpage_image] =>[orig_patent_app_number] => 118462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4427008 [patent_doc_number] => 06195781 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-27 [patent_title] => 'Error correction code calculator' [patent_app_type] => 1 [patent_app_number] => 9/113005 [patent_app_country] => US [patent_app_date] => 1998-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 7516 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/195/06195781.pdf [firstpage_image] =>[orig_patent_app_number] => 113005 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4404774 [patent_doc_number] => 06263468 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-17 [patent_title] => 'Apparatus and method for partial buffering transmitted data to provide robust error recovery in a lossy transmission environment' [patent_app_type] => 1 [patent_app_number] => 9/111112 [patent_app_country] => US [patent_app_date] => 1998-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 44 [patent_figures_cnt] => 50 [patent_no_of_words] => 18687 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/263/06263468.pdf [firstpage_image] =>[orig_patent_app_number] => 111112 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4101612 [patent_doc_number] => 06163868 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-19 [patent_title] => 'Apparatus and method for providing robust error recovery for errors that occur in a lossy transmission environment' [patent_app_type] => 1 [patent_app_number] => 9/110803 [patent_app_country] => US [patent_app_date] => 1998-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 44 [patent_figures_cnt] => 50 [patent_no_of_words] => 18585 [patent_no_of_claims] => 125 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/163/06163868.pdf [firstpage_image] =>[orig_patent_app_number] => 110803 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4293039 [patent_doc_number] => 06247151 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-12 [patent_title] => 'Method and apparatus for verifying that data stored in a memory has not been corrupted' [patent_app_type] => 1 [patent_app_number] => 9/107649 [patent_app_country] => US [patent_app_date] => 1998-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3960 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/247/06247151.pdf [firstpage_image] =>[orig_patent_app_number] => 107649 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4374533 [patent_doc_number] => 06202182 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-13 [patent_title] => 'Method and apparatus for testing field programmable gate arrays' [patent_app_type] => 1 [patent_app_number] => 9/109123 [patent_app_country] => US [patent_app_date] => 1998-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 24 [patent_no_of_words] => 5921 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/202/06202182.pdf [firstpage_image] =>[orig_patent_app_number] => 109123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4317093 [patent_doc_number] => 06199189 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-06 [patent_title] => 'Method, system, apparatus, and phone for error control of golay encoded data signals' [patent_app_type] => 1 [patent_app_number] => 9/109349 [patent_app_country] => US [patent_app_date] => 1998-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2930 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/199/06199189.pdf [firstpage_image] =>[orig_patent_app_number] => 109349 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4374490 [patent_doc_number] => 06202180 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-13 [patent_title] => 'Semiconductor memory capable of relieving a defective memory cell by exchanging addresses' [patent_app_type] => 1 [patent_app_number] => 9/094699 [patent_app_country] => US [patent_app_date] => 1998-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 32 [patent_no_of_words] => 8573 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/202/06202180.pdf [firstpage_image] =>[orig_patent_app_number] => 094699 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4380394 [patent_doc_number] => 06192499 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-20 [patent_title] => 'Device and method for extending error correction beyond one sector time' [patent_app_type] => 1 [patent_app_number] => 9/087731 [patent_app_country] => US [patent_app_date] => 1998-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7084 [patent_no_of_claims] => 63 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/192/06192499.pdf [firstpage_image] =>[orig_patent_app_number] => 087731 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4274266 [patent_doc_number] => 06209114 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-27 [patent_title] => 'Efficient hardware implementation of chien search polynomial reduction in reed-solomon decoding' [patent_app_type] => 1 [patent_app_number] => 9/087584 [patent_app_country] => US [patent_app_date] => 1998-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 17 [patent_no_of_words] => 15954 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/209/06209114.pdf [firstpage_image] =>[orig_patent_app_number] => 087584 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4427010 [patent_doc_number] => 06195782 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-27 [patent_title] => 'MLSE implementation using a general purpose DSP and shared hardware for a GSM application' [patent_app_type] => 1 [patent_app_number] => 9/086098 [patent_app_country] => US [patent_app_date] => 1998-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 7844 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 310 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/195/06195782.pdf [firstpage_image] =>[orig_patent_app_number] => 086098 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4101546 [patent_doc_number] => 06163863 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-19 [patent_title] => 'Method and circuit for compressing test data in a memory device' [patent_app_type] => 1 [patent_app_number] => 9/083956 [patent_app_country] => US [patent_app_date] => 1998-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8120 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/163/06163863.pdf [firstpage_image] =>[orig_patent_app_number] => 083956 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4153306 [patent_doc_number] => 06148424 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'Pattern generating apparatus' [patent_app_type] => 1 [patent_app_number] => 9/082785 [patent_app_country] => US [patent_app_date] => 1998-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3928 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/148/06148424.pdf [firstpage_image] =>[orig_patent_app_number] => 082785 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4207215 [patent_doc_number] => 06131179 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-10 [patent_title] => 'Reed-Solomon decoding device' [patent_app_type] => 1 [patent_app_number] => 9/074559 [patent_app_country] => US [patent_app_date] => 1998-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 7692 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 286 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/131/06131179.pdf [firstpage_image] =>[orig_patent_app_number] => 074559 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4204225 [patent_doc_number] => 06161206 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-12 [patent_title] => 'Pattern generator for a semiconductor integrated circuit tester' [patent_app_type] => 1 [patent_app_number] => 9/071385 [patent_app_country] => US [patent_app_date] => 1998-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4144 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/161/06161206.pdf [firstpage_image] =>[orig_patent_app_number] => 071385 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4124675 [patent_doc_number] => 06101622 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-08 [patent_title] => 'Asynchronous integrated circuit tester' [patent_app_type] => 1 [patent_app_number] => 9/067312 [patent_app_country] => US [patent_app_date] => 1998-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 6179 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/101/06101622.pdf [firstpage_image] =>[orig_patent_app_number] => 067312 [rel_patent_id] =>[rel_patent_doc_number] =>)