
Mansour M. Said
Examiner (ID: 5736, Phone: (571)272-7679 , Office: P/2628 )
| Most Active Art Unit | 2629 |
| Art Unit(s) | 2673, 2697, 2629, 2778, 2628, 2699, 2622, 2625, 2772 |
| Total Applications | 789 |
| Issued Applications | 622 |
| Pending Applications | 2 |
| Abandoned Applications | 166 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6140553
[patent_doc_number] => 20110010507
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-13
[patent_title] => 'HOST MEMORY INTERFACE FOR A PARALLEL PROCESSOR'
[patent_app_type] => utility
[patent_app_number] => 12/885251
[patent_app_country] => US
[patent_app_date] => 2010-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4505
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0010/20110010507.pdf
[firstpage_image] =>[orig_patent_app_number] => 12885251
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/885251 | Host memory interface for a parallel processor | Sep 16, 2010 | Issued |
Array
(
[id] => 8985070
[patent_doc_number] => 08516200
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-20
[patent_title] => 'Avoiding cross-interrogates in a streaming data optimized L1 cache'
[patent_app_type] => utility
[patent_app_number] => 12/876366
[patent_app_country] => US
[patent_app_date] => 2010-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 5835
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12876366
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/876366 | Avoiding cross-interrogates in a streaming data optimized L1 cache | Sep 6, 2010 | Issued |
Array
(
[id] => 6100386
[patent_doc_number] => 20110004727
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-06
[patent_title] => 'TAPE STORAGE EMULATION FOR OPEN SYSTEMS ENVIRONMENTS'
[patent_app_type] => utility
[patent_app_number] => 12/870536
[patent_app_country] => US
[patent_app_date] => 2010-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 7363
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0004/20110004727.pdf
[firstpage_image] =>[orig_patent_app_number] => 12870536
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/870536 | Tape storage emulation for open systems environments | Aug 26, 2010 | Issued |
Array
(
[id] => 11861749
[patent_doc_number] => 09741436
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-22
[patent_title] => 'Dynamically controlling an operation execution time for a storage device'
[patent_app_type] => utility
[patent_app_number] => 12/833589
[patent_app_country] => US
[patent_app_date] => 2010-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 23
[patent_no_of_words] => 15556
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12833589
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/833589 | Dynamically controlling an operation execution time for a storage device | Jul 8, 2010 | Issued |
Array
(
[id] => 9143400
[patent_doc_number] => 08583882
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-12
[patent_title] => 'Storage subsystem and its control method'
[patent_app_type] => utility
[patent_app_number] => 12/863664
[patent_app_country] => US
[patent_app_date] => 2010-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 30
[patent_no_of_words] => 10759
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 423
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12863664
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/863664 | Storage subsystem and its control method | Jul 4, 2010 | Issued |
Array
(
[id] => 9049199
[patent_doc_number] => 08543757
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-24
[patent_title] => 'Techniques of maintaining logical to physical mapping information in non-volatile memory systems'
[patent_app_type] => utility
[patent_app_number] => 12/821423
[patent_app_country] => US
[patent_app_date] => 2010-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 34
[patent_no_of_words] => 12468
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 270
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12821423
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/821423 | Techniques of maintaining logical to physical mapping information in non-volatile memory systems | Jun 22, 2010 | Issued |
Array
(
[id] => 9049199
[patent_doc_number] => 08543757
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-24
[patent_title] => 'Techniques of maintaining logical to physical mapping information in non-volatile memory systems'
[patent_app_type] => utility
[patent_app_number] => 12/821423
[patent_app_country] => US
[patent_app_date] => 2010-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 34
[patent_no_of_words] => 12468
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 270
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12821423
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/821423 | Techniques of maintaining logical to physical mapping information in non-volatile memory systems | Jun 22, 2010 | Issued |
Array
(
[id] => 9012415
[patent_doc_number] => 08527735
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-03
[patent_title] => 'Data storage using virtual addressing'
[patent_app_type] => utility
[patent_app_number] => 12/819362
[patent_app_country] => US
[patent_app_date] => 2010-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5064
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12819362
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/819362 | Data storage using virtual addressing | Jun 20, 2010 | Issued |
Array
(
[id] => 9472336
[patent_doc_number] => 08725983
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-13
[patent_title] => 'Memory devices and systems including multi-speed access of memory modules'
[patent_app_type] => utility
[patent_app_number] => 12/818304
[patent_app_country] => US
[patent_app_date] => 2010-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 28
[patent_no_of_words] => 10787
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12818304
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/818304 | Memory devices and systems including multi-speed access of memory modules | Jun 17, 2010 | Issued |
Array
(
[id] => 8799455
[patent_doc_number] => 08438341
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-07
[patent_title] => 'Common memory programming'
[patent_app_type] => utility
[patent_app_number] => 12/816588
[patent_app_country] => US
[patent_app_date] => 2010-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 6594
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12816588
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/816588 | Common memory programming | Jun 15, 2010 | Issued |
Array
(
[id] => 8923888
[patent_doc_number] => 08489837
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-07-16
[patent_title] => 'Systems and methods for handshaking with a memory module'
[patent_app_type] => utility
[patent_app_number] => 12/815339
[patent_app_country] => US
[patent_app_date] => 2010-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 7828
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12815339
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/815339 | Systems and methods for handshaking with a memory module | Jun 13, 2010 | Issued |
Array
(
[id] => 5976374
[patent_doc_number] => 20110153961
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-23
[patent_title] => 'STORAGE DEVICE WITH FUNCTION OF VOLTAGE ABNORMAL PROTECTION AND OPERATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/797604
[patent_app_country] => US
[patent_app_date] => 2010-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2281
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0153/20110153961.pdf
[firstpage_image] =>[orig_patent_app_number] => 12797604
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/797604 | STORAGE DEVICE WITH FUNCTION OF VOLTAGE ABNORMAL PROTECTION AND OPERATION METHOD THEREOF | Jun 8, 2010 | Abandoned |
Array
(
[id] => 6362340
[patent_doc_number] => 20100332738
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-30
[patent_title] => 'STORAGE DEVICE AND DATA PROCESSING METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/785405
[patent_app_country] => US
[patent_app_date] => 2010-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2636
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0332/20100332738.pdf
[firstpage_image] =>[orig_patent_app_number] => 12785405
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/785405 | STORAGE DEVICE AND DATA PROCESSING METHOD | May 20, 2010 | Abandoned |
Array
(
[id] => 8763198
[patent_doc_number] => 08423735
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-16
[patent_title] => 'Space reservation in a deduplication system'
[patent_app_type] => utility
[patent_app_number] => 12/785277
[patent_app_country] => US
[patent_app_date] => 2010-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4931
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12785277
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/785277 | Space reservation in a deduplication system | May 20, 2010 | Issued |
Array
(
[id] => 7569194
[patent_doc_number] => 20110289257
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-24
[patent_title] => 'METHOD AND APPARATUS FOR ACCESSING CACHE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 12/784276
[patent_app_country] => US
[patent_app_date] => 2010-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6331
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0289/20110289257.pdf
[firstpage_image] =>[orig_patent_app_number] => 12784276
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/784276 | Method and apparatus for accessing cache memory | May 19, 2010 | Issued |
Array
(
[id] => 5996217
[patent_doc_number] => 20110016265
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-20
[patent_title] => 'STORAGE DEVICE AND DATA PROCESS METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/784459
[patent_app_country] => US
[patent_app_date] => 2010-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2701
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0016/20110016265.pdf
[firstpage_image] =>[orig_patent_app_number] => 12784459
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/784459 | STORAGE DEVICE AND DATA PROCESS METHOD | May 19, 2010 | Abandoned |
Array
(
[id] => 8667477
[patent_doc_number] => 08380949
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-19
[patent_title] => 'Managing write operations to an extent of tracks migrated between storage devices'
[patent_app_type] => utility
[patent_app_number] => 12/784427
[patent_app_country] => US
[patent_app_date] => 2010-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 6010
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12784427
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/784427 | Managing write operations to an extent of tracks migrated between storage devices | May 19, 2010 | Issued |
Array
(
[id] => 8619333
[patent_doc_number] => 20130024645
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-24
[patent_title] => 'STRUCTURED MEMORY COPROCESSOR'
[patent_app_type] => utility
[patent_app_number] => 12/784268
[patent_app_country] => US
[patent_app_date] => 2010-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 13412
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12784268
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/784268 | Structured memory coprocessor | May 19, 2010 | Issued |
Array
(
[id] => 10841127
[patent_doc_number] => 08868826
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-21
[patent_title] => 'Facilitating communication between memory devices and CPUs'
[patent_app_type] => utility
[patent_app_number] => 12/783671
[patent_app_country] => US
[patent_app_date] => 2010-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2899
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12783671
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/783671 | Facilitating communication between memory devices and CPUs | May 19, 2010 | Issued |
Array
(
[id] => 5976256
[patent_doc_number] => 20110153918
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-23
[patent_title] => 'DATA WRITING METHOD AND DATA STORAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/783661
[patent_app_country] => US
[patent_app_date] => 2010-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5805
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0153/20110153918.pdf
[firstpage_image] =>[orig_patent_app_number] => 12783661
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/783661 | Data writing method and data storage device | May 19, 2010 | Issued |