
Manuel J. Hernandez
Examiner (ID: 10446, Phone: (571)270-7916 , Office: P/2859 )
| Most Active Art Unit | 2859 |
| Art Unit(s) | 4154, 2859, 2858 |
| Total Applications | 807 |
| Issued Applications | 385 |
| Pending Applications | 107 |
| Abandoned Applications | 328 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6489226
[patent_doc_number] => 20100285668
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-11
[patent_title] => 'TECHNIQUE FOR COMPENSATING FOR A DIFFERENCE IN DEPOSITION BEHAVIOR IN AN INTERLAYER DIELECTRIC MATERIAL'
[patent_app_type] => utility
[patent_app_number] => 12/841313
[patent_app_country] => US
[patent_app_date] => 2010-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7747
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0285/20100285668.pdf
[firstpage_image] =>[orig_patent_app_number] => 12841313
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/841313 | Technique for compensating for a difference in deposition behavior in an interlayer dielectric material | Jul 21, 2010 | Issued |
Array
(
[id] => 4444508
[patent_doc_number] => 07863077
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-04
[patent_title] => 'Image sensor and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/212083
[patent_app_country] => US
[patent_app_date] => 2008-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 2856
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/863/07863077.pdf
[firstpage_image] =>[orig_patent_app_number] => 12212083
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/212083 | Image sensor and method for manufacturing the same | Sep 16, 2008 | Issued |
Array
(
[id] => 5307521
[patent_doc_number] => 20090014802
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-15
[patent_title] => 'Semiconductor device and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/216903
[patent_app_country] => US
[patent_app_date] => 2008-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 3982
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0014/20090014802.pdf
[firstpage_image] =>[orig_patent_app_number] => 12216903
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/216903 | Semiconductor device and method for manufacturing the same | Jul 10, 2008 | Abandoned |
Array
(
[id] => 33191
[patent_doc_number] => 07785956
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-31
[patent_title] => 'Technique for compensating for a difference in deposition behavior in an interlayer dielectric material'
[patent_app_type] => utility
[patent_app_number] => 12/168443
[patent_app_country] => US
[patent_app_date] => 2008-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 7746
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/785/07785956.pdf
[firstpage_image] =>[orig_patent_app_number] => 12168443
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/168443 | Technique for compensating for a difference in deposition behavior in an interlayer dielectric material | Jul 6, 2008 | Issued |
Array
(
[id] => 5463211
[patent_doc_number] => 20090323411
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-31
[patent_title] => 'METHOD INCLUDING SELECTIVE TREATMENT OF STORAGE LAYER'
[patent_app_type] => utility
[patent_app_number] => 12/164593
[patent_app_country] => US
[patent_app_date] => 2008-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4360
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0323/20090323411.pdf
[firstpage_image] =>[orig_patent_app_number] => 12164593
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/164593 | METHOD INCLUDING SELECTIVE TREATMENT OF STORAGE LAYER | Jun 29, 2008 | Abandoned |
Array
(
[id] => 5367894
[patent_doc_number] => 20090305453
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-10
[patent_title] => 'METHOD OF FABRICATING IMAGE SENSOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/136433
[patent_app_country] => US
[patent_app_date] => 2008-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3176
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0305/20090305453.pdf
[firstpage_image] =>[orig_patent_app_number] => 12136433
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/136433 | METHOD OF FABRICATING IMAGE SENSOR DEVICE | Jun 9, 2008 | Abandoned |
Array
(
[id] => 5530756
[patent_doc_number] => 20090230544
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-17
[patent_title] => 'HEAT SINK STRUCTURE AND SEMICONDUCTOR PACKAGE AS WELL AS METHOD FOR CONFIGURING HEAT SINKS ON A SEMICONDUCTOR PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 12/135554
[patent_app_country] => US
[patent_app_date] => 2008-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1982
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0230/20090230544.pdf
[firstpage_image] =>[orig_patent_app_number] => 12135554
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/135554 | HEAT SINK STRUCTURE AND SEMICONDUCTOR PACKAGE AS WELL AS METHOD FOR CONFIGURING HEAT SINKS ON A SEMICONDUCTOR PACKAGE | Jun 8, 2008 | Abandoned |
Array
(
[id] => 190830
[patent_doc_number] => 07642141
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-01-05
[patent_title] => 'Manufacturing method for display device'
[patent_app_type] => utility
[patent_app_number] => 12/155204
[patent_app_country] => US
[patent_app_date] => 2008-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 36
[patent_no_of_words] => 10598
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 362
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/642/07642141.pdf
[firstpage_image] =>[orig_patent_app_number] => 12155204
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/155204 | Manufacturing method for display device | May 29, 2008 | Issued |
Array
(
[id] => 5575538
[patent_doc_number] => 20090142900
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-04
[patent_title] => 'METHOD FOR CREATING TENSILE STRAIN BY SELECTIVELY APPLYING STRESS MEMORIZATION TECHNIQUES TO NMOS TRANSISTORS'
[patent_app_type] => utility
[patent_app_number] => 12/123524
[patent_app_country] => US
[patent_app_date] => 2008-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8413
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0142/20090142900.pdf
[firstpage_image] =>[orig_patent_app_number] => 12123524
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/123524 | Method for creating tensile strain by selectively applying stress memorization techniques to NMOS transistors | May 19, 2008 | Issued |
Array
(
[id] => 4792215
[patent_doc_number] => 20080293189
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-27
[patent_title] => 'METHOD OF MANUFACTURING CHIP INTEGRATED SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 12/123744
[patent_app_country] => US
[patent_app_date] => 2008-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3952
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0293/20080293189.pdf
[firstpage_image] =>[orig_patent_app_number] => 12123744
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/123744 | Method of manufacturing chip integrated substrate | May 19, 2008 | Issued |
Array
(
[id] => 13471
[patent_doc_number] => 07807518
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-05
[patent_title] => 'Semiconductor memory device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 12/081633
[patent_app_country] => US
[patent_app_date] => 2008-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 6935
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 358
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/807/07807518.pdf
[firstpage_image] =>[orig_patent_app_number] => 12081633
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/081633 | Semiconductor memory device and manufacturing method thereof | Apr 17, 2008 | Issued |
Array
(
[id] => 5456055
[patent_doc_number] => 20090256207
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-15
[patent_title] => 'FINFET DEVICES FROM BULK SEMICONDUCTOR AND METHODS FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/102333
[patent_app_country] => US
[patent_app_date] => 2008-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4790
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0256/20090256207.pdf
[firstpage_image] =>[orig_patent_app_number] => 12102333
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/102333 | FINFET DEVICES FROM BULK SEMICONDUCTOR AND METHODS FOR MANUFACTURING THE SAME | Apr 13, 2008 | Abandoned |
Array
(
[id] => 4775973
[patent_doc_number] => 20080283971
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-20
[patent_title] => 'Semiconductor Device and Its Fabrication Method'
[patent_app_type] => utility
[patent_app_number] => 12/102213
[patent_app_country] => US
[patent_app_date] => 2008-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4133
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0283/20080283971.pdf
[firstpage_image] =>[orig_patent_app_number] => 12102213
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/102213 | Semiconductor Device and Its Fabrication Method | Apr 13, 2008 | Abandoned |
Array
(
[id] => 5567436
[patent_doc_number] => 20090250814
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-08
[patent_title] => 'Flip Chip Interconnection Structure Having Void-Free Fine Pitch and Method Thereof'
[patent_app_type] => utility
[patent_app_number] => 12/062403
[patent_app_country] => US
[patent_app_date] => 2008-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2684
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0250/20090250814.pdf
[firstpage_image] =>[orig_patent_app_number] => 12062403
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/062403 | Flip Chip Interconnection Structure Having Void-Free Fine Pitch and Method Thereof | Apr 2, 2008 | Abandoned |
Array
(
[id] => 4663743
[patent_doc_number] => 20080254650
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-16
[patent_title] => 'LIGHT-EMITTING DIODE AND METHOD FOR PRODUCING IT'
[patent_app_type] => utility
[patent_app_number] => 12/059473
[patent_app_country] => US
[patent_app_date] => 2008-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 4565
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0254/20080254650.pdf
[firstpage_image] =>[orig_patent_app_number] => 12059473
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/059473 | LIGHT-EMITTING DIODE AND METHOD FOR PRODUCING IT | Mar 30, 2008 | Abandoned |
Array
(
[id] => 5469823
[patent_doc_number] => 20090242989
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-01
[patent_title] => 'COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR DEVICE WITH EMBEDDED STRESSOR'
[patent_app_type] => utility
[patent_app_number] => 12/054933
[patent_app_country] => US
[patent_app_date] => 2008-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1534
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0242/20090242989.pdf
[firstpage_image] =>[orig_patent_app_number] => 12054933
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/054933 | COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR DEVICE WITH EMBEDDED STRESSOR | Mar 24, 2008 | Abandoned |
Array
(
[id] => 43616
[patent_doc_number] => 07781859
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-24
[patent_title] => 'Schottky diode structures having deep wells for improving breakdown voltages'
[patent_app_type] => utility
[patent_app_number] => 12/054224
[patent_app_country] => US
[patent_app_date] => 2008-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 3637
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/781/07781859.pdf
[firstpage_image] =>[orig_patent_app_number] => 12054224
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/054224 | Schottky diode structures having deep wells for improving breakdown voltages | Mar 23, 2008 | Issued |
Array
(
[id] => 5505746
[patent_doc_number] => 20090078953
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-26
[patent_title] => 'LIGHT EMITTING DIODE PACKAGE STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 12/053613
[patent_app_country] => US
[patent_app_date] => 2008-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3227
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0078/20090078953.pdf
[firstpage_image] =>[orig_patent_app_number] => 12053613
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/053613 | LIGHT EMITTING DIODE PACKAGE STRUCTURE | Mar 22, 2008 | Abandoned |
Array
(
[id] => 4879919
[patent_doc_number] => 20080153302
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-26
[patent_title] => 'Forming heaters for phase change memories'
[patent_app_type] => utility
[patent_app_number] => 12/074813
[patent_app_country] => US
[patent_app_date] => 2008-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2515
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0153/20080153302.pdf
[firstpage_image] =>[orig_patent_app_number] => 12074813
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/074813 | Forming heaters for phase change memories | Mar 5, 2008 | Abandoned |
Array
(
[id] => 5383047
[patent_doc_number] => 20090224291
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-10
[patent_title] => 'Method for self aligned sharp and shallow doping depth profiles'
[patent_app_type] => utility
[patent_app_number] => 12/074643
[patent_app_country] => US
[patent_app_date] => 2008-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3417
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0224/20090224291.pdf
[firstpage_image] =>[orig_patent_app_number] => 12074643
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/074643 | Method for self aligned sharp and shallow doping depth profiles | Mar 3, 2008 | Abandoned |