Marc M. Duncan

Array ( [id] => 20208607 [patent_doc_number] => 20250278327 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-09-04 [patent_title] => CONTINUOUS INTEGRATION/CONTINUOUS DELIVERY PIPELINE ANALYZER [patent_app_type] => utility [patent_app_number] => 19/202515 [patent_app_country] => US [patent_app_date] => 2025-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3342 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19202515 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20428285 [patent_doc_number] => 20250390377 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-12-25 [patent_title] => RETRIEVING USER DATA AND CYCLIC REDUNDANCY CHECK INFORMATION USING A SINGLE ACCESS OPERATION [patent_app_type] => utility [patent_app_number] => 19/191828 [patent_app_country] => US [patent_app_date] => 2025-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8688 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -22 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19191828 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20124066 [patent_doc_number] => 20250239097 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-24 [patent_title] => AUTOMATED GUI-DRIVEN OPROM VALIDATION [patent_app_type] => utility [patent_app_number] => 19/079130 [patent_app_country] => US [patent_app_date] => 2025-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1109 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19079130 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20061703 [patent_doc_number] => 20250199925 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-19 [patent_title] => EFFICIENT STORAGE DEVICE REBUILDS USING NON-REDUNDANT DATA [patent_app_type] => utility [patent_app_number] => 19/063940 [patent_app_country] => US [patent_app_date] => 2025-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 43098 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19063940 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20601778 [patent_doc_number] => 20260079788 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-03-19 [patent_title] => CONTROL DEVICE, STORAGE SYSTEM, CONTROL METHOD, AND PROGRAM [patent_app_type] => utility [patent_app_number] => 19/064060 [patent_app_country] => US [patent_app_date] => 2025-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6125 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19064060 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20087297 [patent_doc_number] => 20250217233 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-03 [patent_title] => CONTROL PLANE METHOD AND APPARATUS FOR PROVIDING ERASURE CODE PROTECTION ACROSS MULTIPLE STORAGE DEVICES [patent_app_type] => utility [patent_app_number] => 19/006153 [patent_app_country] => US [patent_app_date] => 2024-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1201 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19006153 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19891989 [patent_doc_number] => 20250117301 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-04-10 [patent_title] => SOLID-STATE DISK ACCESS CONTROL METHOD AND APPARATUS, COMPUTER DEVICE, AND STORAGE MEDIUM [patent_app_type] => utility [patent_app_number] => 18/982101 [patent_app_country] => US [patent_app_date] => 2024-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8969 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 246 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18982101 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20680486 [patent_doc_number] => 20260119307 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-30 [patent_title] => METHOD FOR HANDLING MALFUNCTIONS, ELECTRONIC DEVICE, AND STORAGE MEDIUM [patent_app_type] => utility [patent_app_number] => 18/969529 [patent_app_country] => US [patent_app_date] => 2024-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2364 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18969529 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20745636 [patent_doc_number] => 12645548 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2026-06-02 [patent_title] => System board backup and restore system [patent_app_type] => utility [patent_app_number] => 18/948787 [patent_app_country] => US [patent_app_date] => 2024-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 5817 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18948787 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19771906 [patent_doc_number] => 20250053332 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-02-13 [patent_title] => READ RETRY METHOD FOR ENHANCING READ PERFORMANCE AND STABILITY OF 3D NAND MEMORY [patent_app_type] => utility [patent_app_number] => 18/930873 [patent_app_country] => US [patent_app_date] => 2024-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10271 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18930873 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20659271 [patent_doc_number] => 20260111314 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-23 [patent_title] => PRIORITIZED STORAGE ARRAY REBUILD [patent_app_type] => utility [patent_app_number] => 18/918216 [patent_app_country] => US [patent_app_date] => 2024-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1132 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18918216 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20652938 [patent_doc_number] => 20260104957 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-16 [patent_title] => ERROR NOTIFICATION BROADCAST IN MULTI-CHIPLET PROCESSORS [patent_app_type] => utility [patent_app_number] => 18/913827 [patent_app_country] => US [patent_app_date] => 2024-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18913827 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20652955 [patent_doc_number] => 20260104974 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-16 [patent_title] => METHOD FOR SEAMLESS FAILBACK AFTER UNPLANNED FAILOVER [patent_app_type] => utility [patent_app_number] => 18/912315 [patent_app_country] => US [patent_app_date] => 2024-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3467 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -15 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18912315 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20731903 [patent_doc_number] => 12639161 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-05-26 [patent_title] => Distributed error correction code for edge device machine learning models [patent_app_type] => utility [patent_app_number] => 18/910387 [patent_app_country] => US [patent_app_date] => 2024-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 7884 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18910387 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20641056 [patent_doc_number] => 20260099412 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-09 [patent_title] => SYSTEMS AND METHODS FOR NON-DISRUPTIVE PLANNED FAILOVER WITHIN A CROSS-SITE STORAGE SYSTEM HAVING BIDIRECTIONAL SYNCHRONOUS REPLICATION [patent_app_type] => utility [patent_app_number] => 18/905850 [patent_app_country] => US [patent_app_date] => 2024-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9450 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18905850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20017725 [patent_doc_number] => 20250155947 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-15 [patent_title] => TECHNIQUES TO MODIFY PROCESSOR PERFORMANCE [patent_app_type] => utility [patent_app_number] => 18/886621 [patent_app_country] => US [patent_app_date] => 2024-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 48836 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18886621 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20797253 [patent_doc_number] => 20260178156 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-06-25 [patent_title] => ABNORMALITY DETECTION BY FORCE SENSING [patent_app_type] => utility [patent_app_number] => 18/844504 [patent_app_country] => US [patent_app_date] => 2023-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2368 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -13 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18844504 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19633002 [patent_doc_number] => 20240411451 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-12-12 [patent_title] => DATA STRIPE PROTECTION [patent_app_type] => utility [patent_app_number] => 18/808341 [patent_app_country] => US [patent_app_date] => 2024-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8391 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18808341 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20790192 [patent_doc_number] => 12664107 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-06-23 [patent_title] => Interface for memory readout from a memory component in the event of fault [patent_app_type] => utility [patent_app_number] => 18/794704 [patent_app_country] => US [patent_app_date] => 2024-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 0 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18794704 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20500649 [patent_doc_number] => 20260030109 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-01-29 [patent_title] => REBUILDING FAILED DRIVES WITH REDUCED WRITE OVERHEAD [patent_app_type] => utility [patent_app_number] => 18/785938 [patent_app_country] => US [patent_app_date] => 2024-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12030 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -20 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18785938 [rel_patent_id] =>[rel_patent_doc_number] =>)