
Marcos D. Pizarro Crespo
Examiner (ID: 8349, Phone: (571)272-1716 , Office: P/2814 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2814 |
| Total Applications | 1073 |
| Issued Applications | 704 |
| Pending Applications | 106 |
| Abandoned Applications | 293 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13435561
[patent_doc_number] => 20180269323
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/984575
[patent_app_country] => US
[patent_app_date] => 2018-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10473
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15984575
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/984575 | SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURING THE SAME | May 20, 2018 | Abandoned |
Array
(
[id] => 13543477
[patent_doc_number] => 20180323285
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => Lateral Transistors and Methods with Low-Voltage-Drop Shunt to Body Diode
[patent_app_type] => utility
[patent_app_number] => 15/975284
[patent_app_country] => US
[patent_app_date] => 2018-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4963
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15975284
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/975284 | Lateral transistors and methods with low-voltage-drop shunt to body diode | May 8, 2018 | Issued |
Array
(
[id] => 17544170
[patent_doc_number] => 11309304
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-19
[patent_title] => Stackable electronic package and method of fabricating same
[patent_app_type] => utility
[patent_app_number] => 15/956231
[patent_app_country] => US
[patent_app_date] => 2018-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 5238
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15956231
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/956231 | Stackable electronic package and method of fabricating same | Apr 17, 2018 | Issued |
Array
(
[id] => 13349793
[patent_doc_number] => 20180226436
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-09
[patent_title] => THIN-FILM TRANSISTOR ARRAY SUBSTRATE WITH CONNECTION NODE AND DISPLAY DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/946697
[patent_app_country] => US
[patent_app_date] => 2018-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7410
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15946697
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/946697 | Thin-film transistor array substrate with connection node and display device including the same | Apr 4, 2018 | Issued |
Array
(
[id] => 17032794
[patent_doc_number] => 11094612
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Semiconductor devices including through-silicon-vias and methods of manufacturing the same and semiconductor packages including the semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 15/936019
[patent_app_country] => US
[patent_app_date] => 2018-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 74
[patent_figures_cnt] => 76
[patent_no_of_words] => 13286
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15936019
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/936019 | Semiconductor devices including through-silicon-vias and methods of manufacturing the same and semiconductor packages including the semiconductor devices | Mar 25, 2018 | Issued |
Array
(
[id] => 14049791
[patent_doc_number] => 20190081003
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-14
[patent_title] => SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/905288
[patent_app_country] => US
[patent_app_date] => 2018-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2035
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15905288
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/905288 | SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME | Feb 25, 2018 | Abandoned |
Array
(
[id] => 13451759
[patent_doc_number] => 20180277422
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-27
[patent_title] => BONDED WAFER PRODUCTION METHOD AND BONDED WAFER
[patent_app_type] => utility
[patent_app_number] => 15/904850
[patent_app_country] => US
[patent_app_date] => 2018-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4700
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15904850
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/904850 | BONDED WAFER PRODUCTION METHOD AND BONDED WAFER | Feb 25, 2018 | Abandoned |
Array
(
[id] => 16739017
[patent_doc_number] => 10964683
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-30
[patent_title] => Memory array circuit and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/904959
[patent_app_country] => US
[patent_app_date] => 2018-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 14409
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15904959
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/904959 | Memory array circuit and method of manufacturing the same | Feb 25, 2018 | Issued |
Array
(
[id] => 16944250
[patent_doc_number] => 11056501
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Three-dimensional NAND memory device with source line comprising metallic and semiconductor layers
[patent_app_type] => utility
[patent_app_number] => 15/905302
[patent_app_country] => US
[patent_app_date] => 2018-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 3027
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15905302
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/905302 | Three-dimensional NAND memory device with source line comprising metallic and semiconductor layers | Feb 25, 2018 | Issued |
Array
(
[id] => 16202080
[patent_doc_number] => 10727260
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-28
[patent_title] => Image sensor packaging method, image sensor package and lens module
[patent_app_type] => utility
[patent_app_number] => 15/904902
[patent_app_country] => US
[patent_app_date] => 2018-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 7239
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 290
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15904902
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/904902 | Image sensor packaging method, image sensor package and lens module | Feb 25, 2018 | Issued |
Array
(
[id] => 16264578
[patent_doc_number] => 10756023
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-25
[patent_title] => Semiconductor package
[patent_app_type] => utility
[patent_app_number] => 15/905046
[patent_app_country] => US
[patent_app_date] => 2018-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 23
[patent_no_of_words] => 11124
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15905046
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/905046 | Semiconductor package | Feb 25, 2018 | Issued |
Array
(
[id] => 12596535
[patent_doc_number] => 20180090675
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-29
[patent_title] => MAGNETIC RANDOM ACCESS MEMORY WITH ULTRATHIN REFERENCE LAYER
[patent_app_type] => utility
[patent_app_number] => 15/815516
[patent_app_country] => US
[patent_app_date] => 2017-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4716
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15815516
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/815516 | Magnetic random access memory with ultrathin reference layer | Nov 15, 2017 | Issued |
Array
(
[id] => 16293646
[patent_doc_number] => 10770501
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-08
[patent_title] => Back side illuminated image sensor with deep trench isolation structures and self-aligned color filters
[patent_app_type] => utility
[patent_app_number] => 15/785595
[patent_app_country] => US
[patent_app_date] => 2017-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5504
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15785595
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/785595 | Back side illuminated image sensor with deep trench isolation structures and self-aligned color filters | Oct 16, 2017 | Issued |
Array
(
[id] => 12162595
[patent_doc_number] => 20180033861
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-01
[patent_title] => 'ELECTRONIC DEVICE INCLUDING A DIELECTRIC LAYER HAVING A NON-UNIFORM THICKNESS'
[patent_app_type] => utility
[patent_app_number] => 15/730320
[patent_app_country] => US
[patent_app_date] => 2017-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8252
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15730320
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/730320 | Electronic device including a dielectric layer having a non-uniform thickness | Oct 10, 2017 | Issued |
Array
(
[id] => 13963411
[patent_doc_number] => 20190058050
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-21
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/710820
[patent_app_country] => US
[patent_app_date] => 2017-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3239
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15710820
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/710820 | Metal gate transistor with a stacked double sidewall spacer structure | Sep 19, 2017 | Issued |
Array
(
[id] => 13709611
[patent_doc_number] => 20170365760
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-21
[patent_title] => FLEXIBLE LIGHTING DEVICE INCLUDING A NANO-PARTICLE HEAT SPREADING LAYER
[patent_app_type] => utility
[patent_app_number] => 15/690474
[patent_app_country] => US
[patent_app_date] => 2017-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17645
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15690474
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/690474 | FLEXIBLE LIGHTING DEVICE INCLUDING A NANO-PARTICLE HEAT SPREADING LAYER | Aug 29, 2017 | Abandoned |
Array
(
[id] => 18431772
[patent_doc_number] => 11677004
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-13
[patent_title] => Strained channel field effect transistor
[patent_app_type] => utility
[patent_app_number] => 15/686716
[patent_app_country] => US
[patent_app_date] => 2017-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 38
[patent_no_of_words] => 9201
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 284
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15686716
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/686716 | Strained channel field effect transistor | Aug 24, 2017 | Issued |
Array
(
[id] => 12054540
[patent_doc_number] => 20170330884
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-16
[patent_title] => 'STRUCTURE AND METHOD FOR SRAM FINFET DEVICE HAVING AN OXIDE FEATURE'
[patent_app_type] => utility
[patent_app_number] => 15/664315
[patent_app_country] => US
[patent_app_date] => 2017-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 7418
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15664315
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/664315 | Structure and method for SRAM FinFET device having an oxide feature | Jul 30, 2017 | Issued |
Array
(
[id] => 12031963
[patent_doc_number] => 20170322062
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-09
[patent_title] => 'Thermal Air Flow Sensor'
[patent_app_type] => utility
[patent_app_number] => 15/660806
[patent_app_country] => US
[patent_app_date] => 2017-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3062
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15660806
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/660806 | Thermal Air Flow Sensor | Jul 25, 2017 | Abandoned |
Array
(
[id] => 15250701
[patent_doc_number] => 10510881
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-17
[patent_title] => Method of producing a symmetric LDMOS transistor
[patent_app_type] => utility
[patent_app_number] => 15/640232
[patent_app_country] => US
[patent_app_date] => 2017-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 2830
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 261
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15640232
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/640232 | Method of producing a symmetric LDMOS transistor | Jun 29, 2017 | Issued |