
Marcos D. Pizarro Crespo
Examiner (ID: 8349, Phone: (571)272-1716 , Office: P/2814 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2814 |
| Total Applications | 1073 |
| Issued Applications | 704 |
| Pending Applications | 106 |
| Abandoned Applications | 293 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5944241
[patent_doc_number] => 20110104861
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-05
[patent_title] => 'INTEGRATED COMPLEMENTARY LOW VOLTAGE RF-LDMOS'
[patent_app_type] => utility
[patent_app_number] => 13/005593
[patent_app_country] => US
[patent_app_date] => 2011-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4137
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20110104861.pdf
[firstpage_image] =>[orig_patent_app_number] => 13005593
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/005593 | Integrated complementary low voltage RF-LDMOS | Jan 12, 2011 | Issued |
Array
(
[id] => 9889411
[patent_doc_number] => 08975671
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-10
[patent_title] => 'Microelectromechanical semiconductor component that is sensitive to mechanical stresses, and comprises an ion implantation masking material defining a channel region'
[patent_app_type] => utility
[patent_app_number] => 13/521141
[patent_app_country] => US
[patent_app_date] => 2011-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 42
[patent_figures_cnt] => 42
[patent_no_of_words] => 13236
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 351
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13521141
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/521141 | Microelectromechanical semiconductor component that is sensitive to mechanical stresses, and comprises an ion implantation masking material defining a channel region | Jan 9, 2011 | Issued |
Array
(
[id] => 9965398
[patent_doc_number] => 09013015
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-21
[patent_title] => 'Micro-electromechanical semiconductor component'
[patent_app_type] => utility
[patent_app_number] => 13/521168
[patent_app_country] => US
[patent_app_date] => 2011-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 40
[patent_no_of_words] => 11572
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13521168
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/521168 | Micro-electromechanical semiconductor component | Jan 9, 2011 | Issued |
Array
(
[id] => 8753561
[patent_doc_number] => 20130087865
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-11
[patent_title] => 'MICRO-ELECTROMECHANICAL SEMICONDUCTOR COMPONENT'
[patent_app_type] => utility
[patent_app_number] => 13/521158
[patent_app_country] => US
[patent_app_date] => 2011-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 40
[patent_no_of_words] => 11709
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13521158
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/521158 | Micro-electromechanical semiconductor comprising stress measuring element and stiffening braces separating wall depressions | Jan 9, 2011 | Issued |
Array
(
[id] => 9990236
[patent_doc_number] => 09035442
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-19
[patent_title] => 'Semiconductor module'
[patent_app_type] => utility
[patent_app_number] => 12/976307
[patent_app_country] => US
[patent_app_date] => 2010-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 6097
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12976307
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/976307 | Semiconductor module | Dec 21, 2010 | Issued |
Array
(
[id] => 8249055
[patent_doc_number] => 20120153377
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-21
[patent_title] => 'EDGE ROUNDED FIELD EFFECT TRANSISTORS AND METHODS OF MANUFACTURING'
[patent_app_type] => utility
[patent_app_number] => 12/973756
[patent_app_country] => US
[patent_app_date] => 2010-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 2973
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0153/20120153377.pdf
[firstpage_image] =>[orig_patent_app_number] => 12973756
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/973756 | Edge rounded field effect transistors and methods of manufacturing | Dec 19, 2010 | Issued |
Array
(
[id] => 8563100
[patent_doc_number] => 20120325671
[patent_country] => US
[patent_kind] => A2
[patent_issue_date] => 2012-12-27
[patent_title] => 'ELECTROPLATED LEAD-FREE BUMP DEPOSITION'
[patent_app_type] => utility
[patent_app_number] => 12/971744
[patent_app_country] => US
[patent_app_date] => 2010-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5232
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12971744
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/971744 | SEED LAYER DEPOSITION IN MICROSCALE FEATURES | Dec 16, 2010 | Abandoned |
Array
(
[id] => 8563100
[patent_doc_number] => 20120325671
[patent_country] => US
[patent_kind] => A2
[patent_issue_date] => 2012-12-27
[patent_title] => 'ELECTROPLATED LEAD-FREE BUMP DEPOSITION'
[patent_app_type] => utility
[patent_app_number] => 12/971744
[patent_app_country] => US
[patent_app_date] => 2010-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5232
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12971744
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/971744 | ELECTROPLATED LEAD-FREE BUMP DEPOSITION | Dec 16, 2010 | Abandoned |
Array
(
[id] => 5972555
[patent_doc_number] => 20110068339
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-24
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/958739
[patent_app_country] => US
[patent_app_date] => 2010-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8520
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0068/20110068339.pdf
[firstpage_image] =>[orig_patent_app_number] => 12958739
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/958739 | Semiconductor device including transistors with silicided impurity regions | Dec 1, 2010 | Issued |
Array
(
[id] => 6052176
[patent_doc_number] => 20110108871
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-12
[patent_title] => 'EDGE LED PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 12/938321
[patent_app_country] => US
[patent_app_date] => 2010-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 1178
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20110108871.pdf
[firstpage_image] =>[orig_patent_app_number] => 12938321
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/938321 | EDGE LED PACKAGE | Nov 1, 2010 | Abandoned |
Array
(
[id] => 8166358
[patent_doc_number] => 20120104548
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-03
[patent_title] => 'Semiconductor Capacitor with Large Area Plates and a Small Footprint that is Formed with Shadow Masks and Only Two Lithography Steps'
[patent_app_type] => utility
[patent_app_number] => 12/917843
[patent_app_country] => US
[patent_app_date] => 2010-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6636
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20120104548.pdf
[firstpage_image] =>[orig_patent_app_number] => 12917843
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/917843 | Semiconductor capacitor with large area plates and a small footprint that is formed with shadow masks and only two lithography steps | Nov 1, 2010 | Issued |
Array
(
[id] => 9345526
[patent_doc_number] => 08664676
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-04
[patent_title] => 'LED package structure housing a LED and a protective zener diode in respective cavities'
[patent_app_type] => utility
[patent_app_number] => 12/917612
[patent_app_country] => US
[patent_app_date] => 2010-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3384
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12917612
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/917612 | LED package structure housing a LED and a protective zener diode in respective cavities | Nov 1, 2010 | Issued |
Array
(
[id] => 6052349
[patent_doc_number] => 20110108956
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-12
[patent_title] => 'ETCHING PROCESS FOR SEMICONDUCTORS'
[patent_app_type] => utility
[patent_app_number] => 12/917826
[patent_app_country] => US
[patent_app_date] => 2010-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4165
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20110108956.pdf
[firstpage_image] =>[orig_patent_app_number] => 12917826
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/917826 | Etching process for semiconductors | Nov 1, 2010 | Issued |
Array
(
[id] => 9996572
[patent_doc_number] => 09041174
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-26
[patent_title] => 'Getter having two activation temperatures and structure comprising this getter'
[patent_app_type] => utility
[patent_app_number] => 12/917965
[patent_app_country] => US
[patent_app_date] => 2010-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 16
[patent_no_of_words] => 6414
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12917965
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/917965 | Getter having two activation temperatures and structure comprising this getter | Nov 1, 2010 | Issued |
Array
(
[id] => 7716906
[patent_doc_number] => 20120007049
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-12
[patent_title] => 'NITRIDE-BASED SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/917812
[patent_app_country] => US
[patent_app_date] => 2010-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6303
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20120007049.pdf
[firstpage_image] =>[orig_patent_app_number] => 12917812
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/917812 | NITRIDE-BASED SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME | Nov 1, 2010 | Abandoned |
Array
(
[id] => 5940882
[patent_doc_number] => 20110101502
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-05
[patent_title] => 'COMPOSITE WAFERS AND SUBSTRATES FOR III-NITRIDE EPITAXY AND DEVICES AND METHODS THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 12/917587
[patent_app_country] => US
[patent_app_date] => 2010-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6242
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0101/20110101502.pdf
[firstpage_image] =>[orig_patent_app_number] => 12917587
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/917587 | COMPOSITE WAFERS AND SUBSTRATES FOR III-NITRIDE EPITAXY AND DEVICES AND METHODS THEREFOR | Nov 1, 2010 | Abandoned |
Array
(
[id] => 6106057
[patent_doc_number] => 20110186916
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-04
[patent_title] => 'SEMICONDUCTOR RESISTORS FORMED IN A SEMICONDUCTOR DEVICE COMPRISING METAL GATES BY REDUCING CONDUCTIVITY OF A METAL-CONTAINING CAP MATERIAL'
[patent_app_type] => utility
[patent_app_number] => 12/917599
[patent_app_country] => US
[patent_app_date] => 2010-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8695
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0186/20110186916.pdf
[firstpage_image] =>[orig_patent_app_number] => 12917599
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/917599 | SEMICONDUCTOR RESISTORS FORMED IN A SEMICONDUCTOR DEVICE COMPRISING METAL GATES BY REDUCING CONDUCTIVITY OF A METAL-CONTAINING CAP MATERIAL | Nov 1, 2010 | Abandoned |
Array
(
[id] => 9059758
[patent_doc_number] => 08546193
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-01
[patent_title] => 'Semiconductor device and method of forming penetrable film encapsulant around semiconductor die and interconnect structure'
[patent_app_type] => utility
[patent_app_number] => 12/917629
[patent_app_country] => US
[patent_app_date] => 2010-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 24
[patent_no_of_words] => 5119
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12917629
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/917629 | Semiconductor device and method of forming penetrable film encapsulant around semiconductor die and interconnect structure | Nov 1, 2010 | Issued |
Array
(
[id] => 8166451
[patent_doc_number] => 20120104595
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-03
[patent_title] => 'NO FLOW UNDERFILL'
[patent_app_type] => utility
[patent_app_number] => 12/938068
[patent_app_country] => US
[patent_app_date] => 2010-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 7091
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20120104595.pdf
[firstpage_image] =>[orig_patent_app_number] => 12938068
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/938068 | No flow underfill | Nov 1, 2010 | Issued |
Array
(
[id] => 7716912
[patent_doc_number] => 20120007053
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-12
[patent_title] => 'NITRIDE-BASED SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/917834
[patent_app_country] => US
[patent_app_date] => 2010-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4905
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20120007053.pdf
[firstpage_image] =>[orig_patent_app_number] => 12917834
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/917834 | NITRIDE-BASED SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME | Nov 1, 2010 | Abandoned |