
Marcos D. Pizarro Crespo
Examiner (ID: 8349, Phone: (571)272-1716 , Office: P/2814 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2814 |
| Total Applications | 1073 |
| Issued Applications | 704 |
| Pending Applications | 106 |
| Abandoned Applications | 293 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 591221
[patent_doc_number] => 07439583
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-10-21
[patent_title] => 'Tungsten plug drain extension'
[patent_app_type] => utility
[patent_app_number] => 11/318988
[patent_app_country] => US
[patent_app_date] => 2005-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 4848
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/439/07439583.pdf
[firstpage_image] =>[orig_patent_app_number] => 11318988
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/318988 | Tungsten plug drain extension | Dec 26, 2005 | Issued |
Array
(
[id] => 8543991
[patent_doc_number] => 08319285
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-11-27
[patent_title] => 'Silicon-on-insulator chip having multiple crystal orientations'
[patent_app_type] => utility
[patent_app_number] => 11/315069
[patent_app_country] => US
[patent_app_date] => 2005-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 18
[patent_no_of_words] => 4926
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11315069
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/315069 | Silicon-on-insulator chip having multiple crystal orientations | Dec 21, 2005 | Issued |
Array
(
[id] => 186074
[patent_doc_number] => 07646104
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-01-12
[patent_title] => 'Structured semiconductor element for reducing charging effects'
[patent_app_type] => utility
[patent_app_number] => 11/314538
[patent_app_country] => US
[patent_app_date] => 2005-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3014
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/646/07646104.pdf
[firstpage_image] =>[orig_patent_app_number] => 11314538
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/314538 | Structured semiconductor element for reducing charging effects | Dec 19, 2005 | Issued |
Array
(
[id] => 5670280
[patent_doc_number] => 20060175634
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-08-10
[patent_title] => 'Redundant interconnect high current bipolar device and method of forming the device'
[patent_app_type] => utility
[patent_app_number] => 11/303118
[patent_app_country] => US
[patent_app_date] => 2005-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3576
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0175/20060175634.pdf
[firstpage_image] =>[orig_patent_app_number] => 11303118
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/303118 | Redundant interconnect high current bipolar device and method of forming the device | Dec 15, 2005 | Issued |
Array
(
[id] => 5599520
[patent_doc_number] => 20060289865
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-12-28
[patent_title] => 'Method of manufacturing a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/288218
[patent_app_country] => US
[patent_app_date] => 2005-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 20221
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0289/20060289865.pdf
[firstpage_image] =>[orig_patent_app_number] => 11288218
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/288218 | Display device having driver TFTs and pixel TFTs formed on the same substrate | Nov 28, 2005 | Issued |
Array
(
[id] => 5611623
[patent_doc_number] => 20060113546
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-01
[patent_title] => 'Diamond composite heat spreaders having low thermal mismatch stress and associated methods'
[patent_app_type] => utility
[patent_app_number] => 11/266015
[patent_app_country] => US
[patent_app_date] => 2005-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 9135
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0113/20060113546.pdf
[firstpage_image] =>[orig_patent_app_number] => 11266015
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/266015 | Diamond composite heat spreaders having low thermal mismatch stress and associated methods | Nov 1, 2005 | Abandoned |
Array
(
[id] => 5898144
[patent_doc_number] => 20060043377
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-02
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/257935
[patent_app_country] => US
[patent_app_date] => 2005-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8179
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0043/20060043377.pdf
[firstpage_image] =>[orig_patent_app_number] => 11257935
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/257935 | Transistor using an isovalent semiconductor oxide as the active channel layer | Oct 24, 2005 | Issued |
Array
(
[id] => 322497
[patent_doc_number] => 07517729
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-04-14
[patent_title] => 'Integrated circuit package system with heat slug'
[patent_app_type] => utility
[patent_app_number] => 11/163559
[patent_app_country] => US
[patent_app_date] => 2005-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 17
[patent_no_of_words] => 2951
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/517/07517729.pdf
[firstpage_image] =>[orig_patent_app_number] => 11163559
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/163559 | Integrated circuit package system with heat slug | Oct 21, 2005 | Issued |
Array
(
[id] => 5805179
[patent_doc_number] => 20060091532
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-04
[patent_title] => 'Carbonaceous composite heat spreader and associated methods'
[patent_app_type] => utility
[patent_app_number] => 11/253290
[patent_app_country] => US
[patent_app_date] => 2005-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 11641
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0091/20060091532.pdf
[firstpage_image] =>[orig_patent_app_number] => 11253290
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/253290 | Carbonaceous composite heat spreader and associated methods | Oct 16, 2005 | Abandoned |
Array
(
[id] => 530027
[patent_doc_number] => 07183591
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-02-27
[patent_title] => 'Trench isolation for thyristor-based device'
[patent_app_type] => utility
[patent_app_number] => 11/238773
[patent_app_country] => US
[patent_app_date] => 2005-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 5804
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/183/07183591.pdf
[firstpage_image] =>[orig_patent_app_number] => 11238773
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/238773 | Trench isolation for thyristor-based device | Sep 28, 2005 | Issued |
Array
(
[id] => 5790920
[patent_doc_number] => 20060011991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-19
[patent_title] => 'Non-volatile semiconductor memory device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/225094
[patent_app_country] => US
[patent_app_date] => 2005-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 18627
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0011/20060011991.pdf
[firstpage_image] =>[orig_patent_app_number] => 11225094
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/225094 | Nonvolatile semiconductor memory device in which selection transistors and memory transistors have different impurity concentration distributions | Sep 13, 2005 | Issued |
Array
(
[id] => 5725173
[patent_doc_number] => 20060055933
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-16
[patent_title] => 'Sensor, method of analyzing a sample by the use of the sensor, sensor chip employed in the sensor, and method of manufacturing the sensor chip'
[patent_app_type] => utility
[patent_app_number] => 11/224279
[patent_app_country] => US
[patent_app_date] => 2005-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6876
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0055/20060055933.pdf
[firstpage_image] =>[orig_patent_app_number] => 11224279
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/224279 | Sensor for analyzing a sample by utilizing localized plasmon resonance | Sep 12, 2005 | Issued |
Array
(
[id] => 5763148
[patent_doc_number] => 20060017087
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-26
[patent_title] => 'Semiconductor device and method of manufacturing the same utilizing permittivity of an insulating layer to provide a desired cross conductive layer capacitance property'
[patent_app_type] => utility
[patent_app_number] => 11/220058
[patent_app_country] => US
[patent_app_date] => 2005-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 12332
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20060017087.pdf
[firstpage_image] =>[orig_patent_app_number] => 11220058
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/220058 | Semiconductor device and method of manufacturing the same utilizing permittivity of an insulating layer to provide a desired cross conductive layer capacitance property | Sep 5, 2005 | Abandoned |
Array
(
[id] => 5763135
[patent_doc_number] => 20060017074
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-26
[patent_title] => 'Raised-lines overlay semiconductor targets and method of making the same'
[patent_app_type] => utility
[patent_app_number] => 11/217998
[patent_app_country] => US
[patent_app_date] => 2005-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4182
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20060017074.pdf
[firstpage_image] =>[orig_patent_app_number] => 11217998
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/217998 | Raised-lines overlay semiconductor targets and method of making the same | Aug 31, 2005 | Abandoned |
Array
(
[id] => 4517785
[patent_doc_number] => 07932550
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-26
[patent_title] => 'Method of forming high aspect ratio structures'
[patent_app_type] => utility
[patent_app_number] => 11/215489
[patent_app_country] => US
[patent_app_date] => 2005-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 24
[patent_no_of_words] => 14201
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 332
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/932/07932550.pdf
[firstpage_image] =>[orig_patent_app_number] => 11215489
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/215489 | Method of forming high aspect ratio structures | Aug 29, 2005 | Issued |
Array
(
[id] => 833447
[patent_doc_number] => 07396736
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-07-08
[patent_title] => 'Magnetic sensor of very high sensitivity'
[patent_app_type] => utility
[patent_app_number] => 11/214248
[patent_app_country] => US
[patent_app_date] => 2005-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 2212
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/396/07396736.pdf
[firstpage_image] =>[orig_patent_app_number] => 11214248
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/214248 | Magnetic sensor of very high sensitivity | Aug 28, 2005 | Issued |
Array
(
[id] => 425082
[patent_doc_number] => 07271064
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-09-18
[patent_title] => 'Method of forming a field effect transistor using conductive masking material'
[patent_app_type] => utility
[patent_app_number] => 11/211915
[patent_app_country] => US
[patent_app_date] => 2005-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 16
[patent_no_of_words] => 3363
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/271/07271064.pdf
[firstpage_image] =>[orig_patent_app_number] => 11211915
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/211915 | Method of forming a field effect transistor using conductive masking material | Aug 23, 2005 | Issued |
Array
(
[id] => 6928973
[patent_doc_number] => 20050280006
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-22
[patent_title] => 'Semiconductor device having low interface state density and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/208548
[patent_app_country] => US
[patent_app_date] => 2005-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4775
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0280/20050280006.pdf
[firstpage_image] =>[orig_patent_app_number] => 11208548
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/208548 | Semiconductor device having low interface state density and method for fabricating the same | Aug 22, 2005 | Abandoned |
Array
(
[id] => 443666
[patent_doc_number] => 07256451
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-08-14
[patent_title] => 'NROM memory device with a high-permittivity gate dielectric formed by the low temperature oxidation of metals'
[patent_app_type] => utility
[patent_app_number] => 11/199827
[patent_app_country] => US
[patent_app_date] => 2005-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 5168
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/256/07256451.pdf
[firstpage_image] =>[orig_patent_app_number] => 11199827
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/199827 | NROM memory device with a high-permittivity gate dielectric formed by the low temperature oxidation of metals | Aug 8, 2005 | Issued |
Array
(
[id] => 443668
[patent_doc_number] => 07256452
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-08-14
[patent_title] => 'NROM memory device with a high-permittivity gate dielectric formed by the low temperature oxidation of metals'
[patent_app_type] => utility
[patent_app_number] => 11/199986
[patent_app_country] => US
[patent_app_date] => 2005-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 5168
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/256/07256452.pdf
[firstpage_image] =>[orig_patent_app_number] => 11199986
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/199986 | NROM memory device with a high-permittivity gate dielectric formed by the low temperature oxidation of metals | Aug 8, 2005 | Issued |