
Marcos D. Pizarro Crespo
Examiner (ID: 8349, Phone: (571)272-1716 , Office: P/2814 )
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2814 |
| Total Applications | 1073 |
| Issued Applications | 704 |
| Pending Applications | 106 |
| Abandoned Applications | 293 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18141302
[patent_doc_number] => 20230015144
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => MICROELECTROMECHANICAL SYSTEMS DEVICE HAVING IMPROVED SIGNAL DISTORTION
[patent_app_type] => utility
[patent_app_number] => 17/376580
[patent_app_country] => US
[patent_app_date] => 2021-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13435
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17376580
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/376580 | MICROELECTROMECHANICAL SYSTEMS DEVICE HAVING IMPROVED SIGNAL DISTORTION | Jul 14, 2021 | Pending |
Array
(
[id] => 17347008
[patent_doc_number] => 20220013339
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-13
[patent_title] => PLASMA PROCESSING APPARATUS AND SUBSTRATE SUPPORT OF PLASMA PROCESSING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/368887
[patent_app_country] => US
[patent_app_date] => 2021-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10298
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17368887
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/368887 | Plasma processing apparatus and substrate support of plasma processing apparatus | Jul 6, 2021 | Issued |
Array
(
[id] => 17645251
[patent_doc_number] => 20220172990
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-02
[patent_title] => Method of Manufacturing a Semiconductor Structure
[patent_app_type] => utility
[patent_app_number] => 17/354046
[patent_app_country] => US
[patent_app_date] => 2021-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7987
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17354046
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/354046 | Method of manufacturing a semiconductor structure | Jun 21, 2021 | Issued |
Array
(
[id] => 19943428
[patent_doc_number] => 12315564
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-27
[patent_title] => Semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 17/349501
[patent_app_country] => US
[patent_app_date] => 2021-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 33
[patent_no_of_words] => 2104
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 248
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17349501
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/349501 | Semiconductor memory device | Jun 15, 2021 | Issued |
Array
(
[id] => 18081229
[patent_doc_number] => 20220406841
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-22
[patent_title] => WIDE-BASE MAGNETIC TUNNEL JUNCTION DEVICE WITH SIDEWALL POLYMER SPACER
[patent_app_type] => utility
[patent_app_number] => 17/304179
[patent_app_country] => US
[patent_app_date] => 2021-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7223
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17304179
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/304179 | Wide-base magnetic tunnel junction device with sidewall polymer spacer | Jun 15, 2021 | Issued |
Array
(
[id] => 17115841
[patent_doc_number] => 20210296438
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-23
[patent_title] => VERTICALLY STACKED FIN SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/343291
[patent_app_country] => US
[patent_app_date] => 2021-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5973
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17343291
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/343291 | Vertically stacked fin semiconductor devices | Jun 8, 2021 | Issued |
Array
(
[id] => 19679279
[patent_doc_number] => 12191151
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-07
[patent_title] => Gate-all-around transistor with reduced source/drain contact resistance
[patent_app_type] => utility
[patent_app_number] => 17/335502
[patent_app_country] => US
[patent_app_date] => 2021-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 57
[patent_no_of_words] => 7950
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17335502
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/335502 | Gate-all-around transistor with reduced source/drain contact resistance | May 31, 2021 | Issued |
Array
(
[id] => 19200585
[patent_doc_number] => 11997849
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-28
[patent_title] => V-NAND stacks with dipole regions
[patent_app_type] => utility
[patent_app_number] => 17/329484
[patent_app_country] => US
[patent_app_date] => 2021-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 6687
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17329484
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/329484 | V-NAND stacks with dipole regions | May 24, 2021 | Issued |
Array
(
[id] => 18919224
[patent_doc_number] => 11881515
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-23
[patent_title] => Vertical thin film transistor with single gate electrode with micro-perforations
[patent_app_type] => utility
[patent_app_number] => 17/302769
[patent_app_country] => US
[patent_app_date] => 2021-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 6052
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17302769
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/302769 | Vertical thin film transistor with single gate electrode with micro-perforations | May 11, 2021 | Issued |
Array
(
[id] => 17339600
[patent_doc_number] => 20220005931
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-06
[patent_title] => SEMICONDUCTOR DEVICE AND FORMING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/315740
[patent_app_country] => US
[patent_app_date] => 2021-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8661
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17315740
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/315740 | SEMICONDUCTOR DEVICE AND FORMING METHOD THEREOF | May 9, 2021 | Pending |
Array
(
[id] => 17486169
[patent_doc_number] => 20220093673
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-24
[patent_title] => IMAGE SENSOR PACKAGES
[patent_app_type] => utility
[patent_app_number] => 17/306267
[patent_app_country] => US
[patent_app_date] => 2021-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12011
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17306267
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/306267 | IMAGE SENSOR PACKAGES | May 2, 2021 | Pending |
Array
(
[id] => 17933387
[patent_doc_number] => 20220328513
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-13
[patent_title] => MEMORY DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/227383
[patent_app_country] => US
[patent_app_date] => 2021-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3020
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17227383
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/227383 | MEMORY DEVICE AND METHOD OF FABRICATING THE SAME | Apr 11, 2021 | Pending |
Array
(
[id] => 17780260
[patent_doc_number] => 20220246610
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-04
[patent_title] => CROSS-COUPLED GATE DESIGN FOR STACKED DEVICE WITH SEPARATED TOP-DOWN GATE
[patent_app_type] => utility
[patent_app_number] => 17/221355
[patent_app_country] => US
[patent_app_date] => 2021-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8797
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17221355
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/221355 | Cross-coupled gate design for stacked device with separated top-down gate | Apr 1, 2021 | Issued |
Array
(
[id] => 19966820
[patent_doc_number] => 12336360
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-17
[patent_title] => Display devices including conversion layers with quantum dots and low-refraction color filters
[patent_app_type] => utility
[patent_app_number] => 17/212509
[patent_app_country] => US
[patent_app_date] => 2021-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 13700
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17212509
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/212509 | Display devices including conversion layers with quantum dots and low-refraction color filters | Mar 24, 2021 | Issued |
Array
(
[id] => 17115290
[patent_doc_number] => 20210295887
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-23
[patent_title] => METHOD FOR FABRICATING A MAGNETORESISTIVE ELEMENT COMPRISING DISCONTINUOUS INTERCONNECT SEGMENTS
[patent_app_type] => utility
[patent_app_number] => 17/204678
[patent_app_country] => US
[patent_app_date] => 2021-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4124
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17204678
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/204678 | Method for fabricating a magnetoresistive element comprising discontinuous interconnect segments | Mar 16, 2021 | Issued |
Array
(
[id] => 16936536
[patent_doc_number] => 20210202425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => SEMICONDUCTOR PACKAGE USING FLIP-CHIP TECHNOLOGY
[patent_app_type] => utility
[patent_app_number] => 17/199237
[patent_app_country] => US
[patent_app_date] => 2021-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8781
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17199237
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/199237 | SEMICONDUCTOR PACKAGE USING FLIP-CHIP TECHNOLOGY | Mar 10, 2021 | Pending |
Array
(
[id] => 17464124
[patent_doc_number] => 20220077430
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-10
[patent_title] => DISPLAY PANEL AND DISPLAY APPARATUS INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/194364
[patent_app_country] => US
[patent_app_date] => 2021-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14289
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17194364
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/194364 | Display panel and display apparatus including the same | Mar 7, 2021 | Issued |
Array
(
[id] => 19028297
[patent_doc_number] => 11927649
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-12
[patent_title] => Magnetoresistance effect element
[patent_app_type] => utility
[patent_app_number] => 17/194694
[patent_app_country] => US
[patent_app_date] => 2021-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 11674
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17194694
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/194694 | Magnetoresistance effect element | Mar 7, 2021 | Issued |
Array
(
[id] => 17855344
[patent_doc_number] => 20220285387
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICE INCLUDING LATERALLY-UNDULATING MEMORY MATERIAL LAYERS AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/192603
[patent_app_country] => US
[patent_app_date] => 2021-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23710
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17192603
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/192603 | Three-dimensional memory device including laterally-undulating memory material layers and methods for forming the same | Mar 3, 2021 | Issued |
Array
(
[id] => 19859715
[patent_doc_number] => 12262592
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-25
[patent_title] => Display device with bending region having layers including high refractive particles
[patent_app_type] => utility
[patent_app_number] => 17/275202
[patent_app_country] => US
[patent_app_date] => 2021-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 5739
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17275202
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/275202 | Display device with bending region having layers including high refractive particles | Feb 24, 2021 | Issued |