
Marcus E. Windrich
Examiner (ID: 900, Phone: (571)272-6417 , Office: P/3646 )
| Most Active Art Unit | 3646 |
| Art Unit(s) | 3646, 3619 |
| Total Applications | 906 |
| Issued Applications | 670 |
| Pending Applications | 85 |
| Abandoned Applications | 168 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16332619
[patent_doc_number] => 20200303585
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => MICRO LIGHT EMITTING DIODE DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/896226
[patent_app_country] => US
[patent_app_date] => 2020-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6917
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16896226
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/896226 | Micro light emitting diode device and manufacturing method thereof | Jun 8, 2020 | Issued |
Array
(
[id] => 17359984
[patent_doc_number] => 20220020780
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-20
[patent_title] => THIN FILM TRANSISTOR AND METHOD OF MANUFACTURING THE SAME, DISPLAY SUBSTRATE, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/413221
[patent_app_country] => US
[patent_app_date] => 2020-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12439
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 306
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17413221
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/413221 | Thin film transistor and method of manufacturing the same, display substrate, and display device | Jun 8, 2020 | Issued |
Array
(
[id] => 16301021
[patent_doc_number] => 20200286744
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => METHOD OF FABRICATING PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/881013
[patent_app_country] => US
[patent_app_date] => 2020-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11159
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16881013
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/881013 | Method of fabricating package structure | May 21, 2020 | Issued |
Array
(
[id] => 16239969
[patent_doc_number] => 20200257203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-13
[patent_title] => Semiconductor Method of Protecting Wafer from Bevel Contamination
[patent_app_type] => utility
[patent_app_number] => 16/858846
[patent_app_country] => US
[patent_app_date] => 2020-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6352
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16858846
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/858846 | Semiconductor method of protecting wafer from bevel contamination | Apr 26, 2020 | Issued |
Array
(
[id] => 16226263
[patent_doc_number] => 20200251380
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => Raised Via for Terminal Connections on Different Planes
[patent_app_type] => utility
[patent_app_number] => 16/852987
[patent_app_country] => US
[patent_app_date] => 2020-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6181
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16852987
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/852987 | Raised via for terminal connections on different planes | Apr 19, 2020 | Issued |
Array
(
[id] => 16210683
[patent_doc_number] => 20200243673
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => Insulated gate bipolar transistor and diode
[patent_app_type] => utility
[patent_app_number] => 16/849705
[patent_app_country] => US
[patent_app_date] => 2020-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8231
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16849705
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/849705 | Insulated gate bipolar transistor and diode | Apr 14, 2020 | Issued |
Array
(
[id] => 17875861
[patent_doc_number] => 11447864
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-20
[patent_title] => Layer forming method and apparatus
[patent_app_type] => utility
[patent_app_number] => 16/840960
[patent_app_country] => US
[patent_app_date] => 2020-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 5649
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16840960
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/840960 | Layer forming method and apparatus | Apr 5, 2020 | Issued |
Array
(
[id] => 17130339
[patent_doc_number] => 20210305108
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-30
[patent_title] => EMBEDDED DIE ARCHITECTURE AND METHOD OF MAKING
[patent_app_type] => utility
[patent_app_number] => 16/832851
[patent_app_country] => US
[patent_app_date] => 2020-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7697
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16832851
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/832851 | Embedded die architecture and method of making | Mar 26, 2020 | Issued |
Array
(
[id] => 17645221
[patent_doc_number] => 20220172960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-02
[patent_title] => METHOD FOR PRODUCING A CONNNECTION STRUCTURE AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/442624
[patent_app_country] => US
[patent_app_date] => 2020-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3194
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17442624
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/442624 | Method for producing a connection structure and semiconductor device | Mar 19, 2020 | Issued |
Array
(
[id] => 16593794
[patent_doc_number] => 10903071
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Selective deposition of silicon oxide
[patent_app_type] => utility
[patent_app_number] => 16/820431
[patent_app_country] => US
[patent_app_date] => 2020-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 9306
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16820431
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/820431 | Selective deposition of silicon oxide | Mar 15, 2020 | Issued |
Array
(
[id] => 16163597
[patent_doc_number] => 20200220031
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-09
[patent_title] => METALLIZATION OF CONDUCTIVE WIRES FOR SOLAR CELLS
[patent_app_type] => utility
[patent_app_number] => 16/818935
[patent_app_country] => US
[patent_app_date] => 2020-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9578
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16818935
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/818935 | Metallization of conductive wires for solar cells | Mar 12, 2020 | Issued |
Array
(
[id] => 17559157
[patent_doc_number] => 11315879
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-26
[patent_title] => Package substrate and multi-chip package including the same
[patent_app_type] => utility
[patent_app_number] => 16/803764
[patent_app_country] => US
[patent_app_date] => 2020-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6287
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16803764
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/803764 | Package substrate and multi-chip package including the same | Feb 26, 2020 | Issued |
Array
(
[id] => 17040668
[patent_doc_number] => 20210257304
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => SEMICONDUCTOR DEVICE HAVING THROUGH SILICON VIAS AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/793069
[patent_app_country] => US
[patent_app_date] => 2020-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6012
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16793069
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/793069 | Semiconductor device having through silicon vias and method of manufacturing the same | Feb 17, 2020 | Issued |
Array
(
[id] => 17623152
[patent_doc_number] => 11342216
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-24
[patent_title] => Cyclical deposition method and apparatus for filling a recess formed within a substrate surface
[patent_app_type] => utility
[patent_app_number] => 16/792544
[patent_app_country] => US
[patent_app_date] => 2020-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 5421
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16792544
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/792544 | Cyclical deposition method and apparatus for filling a recess formed within a substrate surface | Feb 16, 2020 | Issued |
Array
(
[id] => 16617408
[patent_doc_number] => 20210036061
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-04
[patent_title] => SENSORS AND ELECTRONIC DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/788857
[patent_app_country] => US
[patent_app_date] => 2020-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12203
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16788857
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/788857 | Sensors and electronic devices | Feb 11, 2020 | Issued |
Array
(
[id] => 17758095
[patent_doc_number] => 11398394
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-26
[patent_title] => Heating treatment method and optical heating device
[patent_app_type] => utility
[patent_app_number] => 17/432919
[patent_app_country] => US
[patent_app_date] => 2020-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 7800
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17432919
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/432919 | Heating treatment method and optical heating device | Feb 11, 2020 | Issued |
Array
(
[id] => 17025561
[patent_doc_number] => 20210249433
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-12
[patent_title] => Integrated Assemblies, and Methods of Forming Integrated Assemblies
[patent_app_type] => utility
[patent_app_number] => 16/784435
[patent_app_country] => US
[patent_app_date] => 2020-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8895
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16784435
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/784435 | Integrated assemblies, and methods of forming integrated assemblies | Feb 6, 2020 | Issued |
Array
(
[id] => 18704737
[patent_doc_number] => 11791254
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-17
[patent_title] => Electrically power assembly with thick electrically conductive layers
[patent_app_type] => utility
[patent_app_number] => 17/431916
[patent_app_country] => US
[patent_app_date] => 2020-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6276
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17431916
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/431916 | Electrically power assembly with thick electrically conductive layers | Jan 19, 2020 | Issued |
Array
(
[id] => 15906113
[patent_doc_number] => 20200152577
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING CONDUCTIVE STRUCTURE HAVING NUCLEATION STRUCTURE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/738754
[patent_app_country] => US
[patent_app_date] => 2020-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11016
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16738754
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/738754 | Semiconductor device including conductive structure having nucleation structure and method of forming the same | Jan 8, 2020 | Issued |
Array
(
[id] => 18211410
[patent_doc_number] => 20230057673
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-23
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/790706
[patent_app_country] => US
[patent_app_date] => 2020-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18956
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17790706
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/790706 | Display device | Jan 5, 2020 | Issued |